Abstract
A fan-out packaging method includes: prepare circuit patterns on one side or both sides of a substrate; install electronic parts on one side or both sides of the substrate; prepare packaging layers on both sides of the substrate; the packaging layers on both sides of the substrate package the substrate, the circuit patterns, and the electronic parts, the packaging layers being made of a thermal-plastic material; wherein the substrate is provided with a via hole; both sides of the substrate are communicated by means of the via hole; a part of the packaging layers penetrate through the via hole when the packaging layers are prepared on both sides of the substrate; and the packaging layers on both sides of the substrate are connected by means of the via hole.
Claims
1. A fan-out packaging method, comprising: forming at least one via hole in a substrate, wherein the at least one via hole makes two sides of the substrate in communication with each other, and fabricating at least one circuit pattern on one side or two sides of a substrate, mounting at least one electronic part on the one side or the two sides of the substrate, and fabricating packaging layers on the two sides of the substrate, wherein the packaging layers on the two sides of the substrate encapsulate therein the substrate, the at least one circuit pattern and the at least one electronic part, and the packaging layers are made of a thermoplastic material, wherein when fabricating the packaging layers on the two sides of the substrate, a part of the packaging layers is enabled to be passed through the at least one via hole, and connecting the packaging layers on the two sides of the substrate with each other through the at least one via hole, wherein forming at least one external connection hole in the packaging layers, the at least one external connection hole is enabled to be butted to a corresponding circuit pattern, or the at least one external connection hole is enabled to be butted to a corresponding electronic part, and providing the at least one external connection hole with an opening on a surface of a corresponding packaging layer; and wherein forming at least one interconnection hole in the substrate and the packaging layers, wherein providing the at least one interconnection hole with an opening on a surface of a corresponding packaging layer, the at least one interconnection hole enables a chip to be butted to a corresponding circuit pattern, fabricating an interconnection layer in the at least one interconnection hole through the opening of the at least one interconnection hole, and electrically connecting the chip to the corresponding circuit pattern through the interconnection layer.
2. The fan-out packaging method according to claim 1, wherein after mounting the at least one electronic part on the substrate, reducing thickness of the at least one electronic part, and then fabricating the packaging layers.
3. The fan-out packaging method according to claim 1, wherein fabricating an outer pin in the at least one external connection hole through the opening of the at least one external connection hole, and electrically connecting the outer pin to the corresponding circuit pattern, or electrically connecting the outer pin to the corresponding electronic part, wherein the outer pin is BGA or LGA.
4. The fan-out packaging method according to claim 1, wherein placing the substrate having the at least one circuit pattern and the at least one electronic part in a mold, injecting the thermoplastic material into the mold, wrapping the two sides of the substrate with the thermoplastic material, and the molding thermoplastic material into the packaging layers on the two sides of the substrate in the mold.
5. The fan-out packaging method according to claim 4, further comprises: providing a support column in the mold, such that when placing the substrate having the at least one circuit pattern and the at least one electronic part in the mold, the support column is enabled to be abutted against and supports the substrate, and injecting the thermoplastic material to gaps between the two sides of the substrate and the mold.
6. The fan-out packaging method according to claim 4, wherein applying a pressure P to unmolded thermoplastic material in the mold, wherein 1.1 atmospheres≤P≤10 atmospheres.
7. The fan-out packaging method according to claim 1, wherein forming an entirety by the substrate, the at least one circuit pattern, the at least one electronic part, and the packaging layers, and the entirety is flexible and bendable.
8. The fan-out packaging plate according to claim 1, wherein at least one external connection hole is formed in the at least one packaging layer, wherein the at least one external connection hole is butted to a corresponding circuit pattern, or the at least one external connection hole is butted to a corresponding electronic part, and the at least one external connection hole is provided with an opening on a surface of a corresponding packaging layer.
9. The fan-out packaging plate according to claim 1, wherein an entirety constituted by the substrate, the at least one circuit pattern, the at least one electronic part, and the at least one packaging layer is flexible and bendable.
10. The fan-out packaging method according to claim 2, wherein an entirety constituted by the substrate, the at least one circuit pattern, the at least one electronic part, and the packaging layers is flexible and bendable.
11. The fan-out packaging method according to claim 2, wherein the thermoplastic material is LCP.
12. A fan-out packaging plate, comprising a substrate, and at least one packaging layer made of a thermoplastic material, wherein one side of the substrate is provided with at least one circuit pattern or at least one electronic part, the substrate and the at least one packaging layer encapsulate the at least one circuit pattern or the at least one electronic part; and alternatively, the substrate is provided with at least one circuit pattern or at least one electronic part, both two sides of the substrate are provided with packaging layers, the packaging layers on the two sides of the substrate encapsulate the substrate, the at least one circuit pattern, and the at least one electronic part, wherein the substrate is provided with at least one via hole, a part of the packaging layers on the two sides of the substrate passes through the at least one via hole, and the packaging layers on the two sides of the substrate are connected with each other through the at least one via hole, the at least one packaging layer is provided with at least one external connection hole, wherein the at least one external connection hole is butted to a corresponding circuit pattern or a corresponding electronic part, and the at least one external connection hole is provided with an opening in a surface of a corresponding packaging layer; and wherein at least one interconnection hole is provided in the substrate and the at least one packaging layer, wherein the at least one interconnection hole is provided with an opening on a surface of a corresponding packaging layer, the at least one interconnection hole is butted to a chip and a corresponding circuit pattern, the at least one interconnection hole is provided therein with an interconnection layer, and the chip is electrically connected to the corresponding circuit pattern through the interconnection layer.
13. The fan-out packaging plate according to claim 12, wherein the at least one external connection hole is provided therein with an outer pin, wherein the outer pin is electrically connected to the corresponding circuit pattern, or the outer pin is electrically connected to the corresponding electronic part, wherein the outer pin is BGA or LGA.
14. The fan-out packaging plate according to claim 12, wherein at least one external connection hole is formed in the at least one packaging layer, wherein the at least one external connection hole is butted to a corresponding circuit pattern, or the at least one external connection hole is butted to a corresponding electronic part, and the at least one external connection hole is provided with an opening on a surface of a corresponding packaging layer.
15. The fan-out packaging plate according to claim 12, wherein an entirety constituted by the substrate, the at least one circuit pattern, the at least one electronic part, and the at least one packaging layer is flexible and bendable.
Description
BRIEF DESCRIPTION OF DRAWINGS
(1) FIG. 1 is a structural view of circuit patterns, external connection holes and interconnection holes fabricated in a substrate in Embodiment 1 of the present disclosure;
(2) FIG. 2 is a structural view of mounting electronic parts on the substrate according to Embodiment 1 of the present disclosure;
(3) FIG. 3 is a structural view of placing the substrate in a mold according to Embodiment 1 of the present disclosure;
(4) FIG. 4 is a structural view of injecting a thermoplastic material into the mold according to Embodiment 1 of the present disclosure;
(5) FIG. 5 is a structural view of a molded packaging layer according to Embodiment 1 of the present disclosure;
(6) FIG. 6 is a structural view of fabricating external connection holes and interconnection holes in the packaging layer according to Embodiment 1 of the present disclosure;
(7) FIG. 7 is a structural view of a packaged circuit board according to Embodiment 1 of the present disclosure;
(8) FIG. 8 is a structural view of fabricating circuit patterns, external connection holes and interconnection holes in a substrate in Embodiment 2 of the present disclosure;
(9) FIG. 9 is a structural view of mounting electronic parts on the substrate according to Embodiment 2 of the present disclosure;
(10) FIG. 10 is a structural view of thinning the electronic parts according to Embodiment 2 of the present disclosure;
(11) FIG. 11 is a structural view of injecting a thermoplastic material into a mold according to Embodiment 2 of the present disclosure;
(12) FIG. 12 is a structural view of a molded packaging layer according to Embodiment 2 of the present disclosure;
(13) FIG. 13 is a structural view of fabricating external connection holes and interconnection holes in the packaging layer according to Embodiment 2 of the present disclosure; and
(14) FIG. 14 is a structural view of a packaged circuit board according to Embodiment 2 of the present disclosure.
ILLUSTRATION OF REFERENCE SIGNS
(15) 100. substrate, 101. mold, 102. support column, 103. shaping portion, 110A, 1108. circuit pattern, 120. via hole, 130A, 130B. interconnection hole, 140. external connection hole, 200A, 200B. electronic part, 210. part pin, 220. patch material, 300. packaging layer, 310. external connection hole, 400. outer pin, 410A, 410B. interconnection layer.
DETAILED DESCRIPTION OF EMBODIMENTS
(16) The present disclosure is further described in detail below, but the embodiments of the present disclosure are not limited thereto.
Embodiment 1
(17) As shown in FIGS. 1 to 7, in the present embodiment, packaging layers are fabricated simultaneously on two sides of a substrate for packaging, but it is not limited thereto, while a method of the present disclosure further may be used for packaging only a single side of the substrate.
(18) As shown in FIG. 1, circuit patterns 110A and 1108 are fabricated on two sides of a substrate 100, and the circuit patterns 110A and 1108 on the two sides of the substrate 100 may be electrically connected to each other or not. The circuit patterns 110A and 1108 include, but are not limited to, wirings, interconnection lines, antennas, and pins with electronic functionality, and the materials for fabricating the circuit patterns 110A and 1108 include, but are not limited to, copper, or silver, or iron, or other conductive materials or semiconductor materials. Via holes 120, external connection holes 140 and interconnection holes 130A and 1308 are fabricated on the substrate 100.
(19) As shown in FIG. 2, the electronic parts 200A and 200B are pasted to the substrate 100 by a patch material 220, and the electronic parts 200A and 200B in FIG. 2 are disposed only on a first side of the substrate 100, but it is not limited to the present embodiment, and the electronic parts 200A and 200B also may be disposed on both sides of the substrate 100. The electronic parts 200A and 200B each have a part pin 210, the part pins 210 on the electronic parts 200A and 200B face the substrate 100, and the electronic parts 200A and 200B may be electrically connected to the circuit pattern 110A on the first side of the substrate 100 or the circuit pattern 1108 on a second side of the substrate 100, or not connected to the circuit pattern on the first side of the substrate or the circuit pattern on a second side of the substrate. In the above, the electronic parts 200A and 200B include, but are not limited to, chips, bare dies, electronic elements, and electronic devices, and the electronic part 200A and the electronic part 200B shown in FIG. 2 have different heights.
(20) As shown in FIG. 3, the substrate 100 having the circuit patterns 110A and 1108 and the electronic parts 200A and 200B is placed in a mold 101, the mold 101 is provided therein with a support column 102, wherein the support column 102 abuts against and supports the substrate 100, gaps between the two sides of the substrate 100 and the mold 101 are injected with a thermoplastic material, and the support column 102 abuts against the first side and the second side of the substrate 100 to provide support for the substrate 100, thus avoiding the substrate 100 from being displaced in the injection molding, and improving the molding quality of the packaging layer 300.
(21) As shown in FIG. 4, the thermoplastic material is injected into the mold 101, the thermoplastic material wraps the two sides of the substrate 100, and the thermoplastic material is molded into the packaging layers 300 on the two sides of the substrate 100 in the mold 101. Preferably, the unmolded thermoplastic material in the mold 101 is pressurized. As the unmolded thermoplastic material has fluidity, pressurization may enable the unmolded thermoplastic material to flow to cover gaps and channels on the substrate 100, the circuit patterns 110A and 1108 and the electronic parts 200A and 200B, thereby avoiding formation of voids during the packaging, moreover, the via hole 120 communicates the thermoplastic materials on the two sides of the substrate 100, and the via hole 120 is filled up with the thermoplastic material.
(22) As shown in FIG. 5, the thermoplastic material is cured on the two sides of the substrate 100 and formed into the packaging layers 300, to encapsulate the substrate 100, the circuit patterns 110A and 1108 and the electronic parts 200A and 200B therein. After curing, a part of the packaging layers 300 passes through the via hole 120, and the packaging layers 300 on the two sides of the substrate 100 are connected to each other through the via hole 120, so that the packaging layers 300 on the two sides of the substrate 100 are connected into one piece, and the packaging layers 300 on the two sides of the substrate 100 are pulled by that part of the packaging layers 300 passing through the via hole 120 so as to sandwich the substrate 100, thus the packaging layers 300 on the two sides are fixed on the substrate 100.
(23) Using the thermoplastic material to replace the conventional thermosetting material for fan-out and packaging has low loss of electronic performance, and a higher speed, especially high-frequency devices have low loss, for example, the thermoplastic material is applied to an environment such as 5G, 24 GHz and 77 GHz sensors for vehicle-mounted safety, and 60 GHz high-frequency wireless HDMI. In the present embodiment, the thermoplastic material is LCP.
(24) After the packaging layers 300 are fabricated, the circuit patterns 110A and 1106 and the electronic parts 200A and 200B are blocked by the packaging layers 300, then the external connection hole 140 and the interconnection hole 130 need to be opened again.
(25) The circuit pattern 110A is blocked by the packaging layer 300 when external connection is needed, as shown in FIG. 6, the external connection hole 140 is fabricated in the packaging layer 300 on the first side of the substrate 100, the external connection hole 140 is provided with an opening in the packaging layer 300, and as shown in FIG. 7, an outer pin 400 is fabricated in the external connection hole 140 through the opening of the external connection hole 140, and the outer pin 400 is electrically connected to the circuit pattern 110A. As shown in FIG. 6, the electronic parts 200A and 200B are located on the first side of the substrate 100, but when the electronic parts 200A and 200B or the circuit pattern 110A need to be externally connected from the second side of the substrate 100, the circuit pattern 110A or the electronic parts 200A and 200B are blocked by the substrate 100 and the packaging layer 300, then, the external connection hole 140 is fabricated in the packaging layers 300 and the substrate 100, and the external connection hole 140 is provided with an opening in the packaging layer 300 on the second side, to expose part pins 210 of the electronic parts 200A and 200B for external connection. As shown in FIG. 7, the outer pin 400 are fabricated in the external connection hole 140 through the opening of the external connection hole 140, the outer pin 400 is electrically connected to the part pins 210 of the electronic parts 200A and 200B. In the above, the outer pin 400 may be accommodated in a space of the external connection hole 140, or the outer pin 400 extends out of the external connection holes 140.
(26) On the other hand, as shown in FIGS. 6 and 7, the electronic parts 200A and 200B are provided with the part pins 210 for wiring, the electronic parts 200A and 200B are provided on the first side of the substrate 100, the part pins 210 face the substrate 100, the interconnection holes 130A and 130B are fabricated in the substrate 100 and the packaging layers 300, the interconnection holes 130A and 130B are each provided with an opening on a surface of the packaging layer 300 on the second side, the interconnection holes 130A and 130B pass through the packaging layers 300 and the substrate 100 to expose the part pins 210, and the interconnection holes 130A and 130B enable the part pins 210 of the electronic parts 200A and 200B to be butted to the circuit patterns 110A and 1106, and interconnection layers 410A and 410B are fabricated in the interconnection holes 130A and 130B through the openings of the interconnection holes 130A and 130B, so that the electronic part 200A is electrically connected to the circuit pattern 110A on the first side through the interconnection layer 410A, and the electronic part 200B is electrically connected to the circuit pattern 1108 on the second side through the interconnection layer 410B, wherein the interconnection layers 410A and 410B may be made of a conductive material or a semiconductor material through a process such as deposition growth, plating, and soldering.
(27) The conventional thermoplastic material packaging process is used in cooperation with the conventional flip-chip fan-out process, and if it is replaced with the packaging method of the present disclosure, it is quite easy to cause incompatibility of the two processes, and the fan-out and packaging cannot be completed. Therefore, preferably, the interconnection between the electronic parts 200A and 200B and the circuit patterns 110A and 1108 is realized by adopting the manner of providing the interconnection holes 130 in the present disclosure, then the packaging process using the thermoplastic material in the present disclosure may be well compatible.
(28) In the present embodiment, an FPC substrate 100 is adopted, and a packaging product (an entirety constituted by the substrate 100, the circuit patterns 110A and 1108, the electronic parts 200A and 200B, and the packaging layers 300) obtained is flexible and bendable as a whole.
Embodiment 2
(29) Embodiment 2 differs from Embodiment 1 in that:
(30) the electronic parts 200A and 200B are thinned and then packaging is carried out.
(31) As shown in FIG. 8, the circuit patterns 110A and 1108 are fabricated on the two sides of the substrate 100, and the via hole 120, the external connection hole 140 and the interconnection holes 130A and 130B are fabricated in the substrate 100.
(32) As shown in FIG. 9, the electronic parts 200A and 200B are pasted to the substrate 100 by a patch material 220.
(33) As shown in FIG. 10, after the electronic parts 200A and 200B are mounted on the substrate 100, at this time, positions of the electronic parts 200A and 200B relative to the substrate 100 are fixed, and the thicknesses (the thickness refers to height of the electronic parts protruding relative to the substrate) of the electronic parts 200A and 200B are reduced by grinding, cutting or other methods, and then the packaging layers 300 are fabricated. After the thicknesses of the electronic parts 200A and 200B are reduced, wherein the thicknesses of the electronic parts 200A and 200B may be reduced by grinding, cutting, milling, drilling, chemical etching, physical etching or other methods, the thickness of the packaging layers 300 may be reduced, and the thickness of the packaged entirety constituted by the substrate 100, circuit patterns 110A and 1108, electronic parts 200A and 200B, and packaging layers 300 may be greatly reduced. After the electronic parts 200A and 200B are mounted on the substrate 100, the electronic parts 200A and 200B are thinned, and only that required part of the electronic parts 200A and 200B may be retained, and an excessive part is cut away. The thicknesses of the electronic parts 200A and 200B may be reduced to a minimum degree without considering the mechanical strength required when transferring the electronic parts 200A and 200B.
(34) As shown in FIG. 11, the substrate 100 having the circuit patterns 110A and 110B and the electronic parts 200A and 200B is placed in the mold 101, and gaps between the two sides of the substrate 100 and the mold 101 are injected with the thermoplastic material. The mold is provided therein with a shaping protrusion configured to mold the external connection hole 140 in the packaging layers (only molding the external connection hole is shown in the present embodiment, but it is not limited thereto, the shaping protrusion may be used to mold the interconnection hole or other structures that need to be molded in the packaging layers). The thermoplastic material is injected into the mold 101, the thermoplastic material wraps the two sides of the substrate 100, and the thermoplastic material is molded into the packaging layers 300 on the two sides of the substrate 100 in the mold 101.
(35) As shown in FIG. 12, the thermoplastic material is cured on the two sides of the substrate 100 and formed into the packaging layers 300, to encapsulate the substrate 100, the circuit patterns 110A and 110B and the electronic parts 200A and 200B therein. As a shaping portion 103 occupies a part of space of the packaging layer 300, after the substrate 100 is separated from the mold 101, the space originally occupied by the shaping portion 103 becomes the external connection hole 310 in the packaging layer 300.
(36) As shown in FIG. 13, after the packaging layers 300 are fabricated, the circuit patterns 110A and 110B and the electronic parts 200A and 200B are blocked by the packaging layers 300, then the external connection hole 140 and the interconnection hole 130 need to be opened again.
(37) As shown in FIG. 13, the external connection hole 140 is fabricated in the packaging layer 300 on the first side of the substrate 100, the external connection hole 140 is provided with an opening in the packaging layer 300, and as shown in FIG. 14, an outer pin 400 is fabricated in the external connection hole 140 through the opening of the external connection hole 140, and the outer pin 400 is electrically connected to the circuit pattern 110A.
(38) As shown in FIG. 13, the external connection hole 140 is fabricated in the packaging layers 300 and the substrate 100, and the external connection hole 140 is provided with an opening in the packaging layer 300 on the second side, to expose part pins 210 of the electronic parts 200A and 200B for external connection. As shown in FIG. 14, by fabricating the outer pin 400 in the external connection hole 140 through the opening of the external connection hole 140, the outer pin 400 is electrically connected to the part pins 210 of the electronic parts 200A and 200B. In the present embodiment, the outer pin 400 on the first side of the substrate 100 is BGA.
(39) On the other hand, as shown in FIG. 13 and FIG. 14, the interconnection holes 130A and 130B are fabricated in the substrate 100 and the packaging layers 300, the interconnection holes 130A and 130B are each provided with an opening on a surface of the packaging layer 300 on the second side, the interconnection holes 130A and 130B pass through the packaging layers 300 and the substrate 100 to expose the part pins 210, and the interconnection holes 130A and 130B enable the part pins 210 of the electronic parts 200A and 200B to be butted to the circuit patterns 110A and 1108, and interconnection layers 410A and 410B are fabricated in the interconnection holes 130A and 1308 through the openings of the interconnection holes 130A and 130B, so that the electronic part 200A is electrically connected to the circuit pattern 110A on the first side through the interconnection layer 410A, and the electronic part 200B is electrically connected to the circuit pattern 1108 on the second side through the interconnection layer 410B, wherein the interconnection layers 410A and 410B may be made of a conductive material or a semiconductor material through a process such as deposition growth, plating, and soldering.
(40) The various technical features in the above embodiments may be combined arbitrarily, and for the sake of conciseness of description, not all possible combinations of various technical features in the above embodiments are described, while the combinations of these technical features should be considered as within the scope of the present description as long as there is no contradiction.
(41) The embodiments above merely express several embodiments of the present disclosure, of which the description is relatively specific and detailed, but they should not be thus construed as limitation on the patent scope of the present disclosure. It should be indicated that a person ordinarily skilled in the art, without departing from the concept of the present disclosure, still could make several modifications and improvements, all of which fall within the scope of protection of the present disclosure. Therefore, the scope of protection of the present patent for invention should be determined by the claims attached.
