DNA sequencing system with stacked BSI global shutter image sensor
10670526 ยท 2020-06-02
Assignee
Inventors
- Chen Xu (Shanghai, CN)
- Yaowu Mo (Shanghai, CN)
- Zexu Shao (Shanghai, CN)
- Zhengmin Zhang (Shanghai, CN)
- Weijian Ma (Shanghai, CN)
Cpc classification
H04N25/42
ELECTRICITY
H04N25/778
ELECTRICITY
G01N21/6428
PHYSICS
H04N25/79
ELECTRICITY
G01N2021/1765
PHYSICS
G01N21/636
PHYSICS
G01N2021/6493
PHYSICS
International classification
G01N21/17
PHYSICS
Abstract
An improved DNA sequencing system comprising a DNA sample holder residing on a stacked BSI global shutter image sensor illuminated by a pulsed laser for fluorescent illumination detection. The pulsed laser has on and off periods wherein during the laser on period a Fluorophore tag attached to a DNA sample is excited to produce fluorescence emission while the imaging system captures no illumination and during the off period the global shutter imaging system captures persistent fluorescent emission from the DNA sample and reads out an imaging signal.
Claims
1. An apparatus for identifying the presence of fluorophore tagged nucleotide bases in a sample, the apparatus comprising: a laser illumination source configured to emit pulses of radiation; an optically transparent sample holding chamber adapted to receive the sample, the sample holding chamber having a transparent top side to receive the pulses of radiation from the laser illumination source into the sample holding chamber, in order to identify the presence of the fluorophore tagged nucleotide bases by imaging the fluorescent emissions which may persist after the laser illumination ceases; an image sensor chip including an array of image sensing pixels with its image sensing surface stacked immediately adjacent and under the sample holding chamber and configured with in-pixel global shutter for accumulating and transferring an image signal in response to persistent fluorescent emission light incident upon the image sensor; a circuit chip with circuit blocks disposed within a second substrate stacked immediately adjacent and upon the other surface of the image sensor chip for coupling out the image signal through the second substrate to information processing and analysis component circuit blocks; wherein the image sensor global shutter pixels are open to accumulate persistent fluorescent emission and transfer out a related image signal when no laser radiation is directed into the sample holding chamber; and wherein the image sensor global shutter pixels are closed or in reset mode when the laser radiation pulse is directed into the sample holding chamber.
2. The apparatus of claim 1, wherein the image sensor chip comprises a backside illuminated image sensor.
3. The apparatus of claim 1, wherein the image sensor chip comprises a frontside illuminated image sensor.
4. The apparatus of claim 1, wherein on the imaging side of the image sensor is disposed an antireflective layer.
5. The apparatus of claim 4, wherein on the antireflective layer are disposed on optical filers comprising a color filter pattern.
6. The apparatus of claim 4, wherein on the antireflective layer are disposed microlenses positioned above each sensor element.
7. The apparatus of claim 5, wherein the microlenses are covered with a planarizing layer stacked immediately adjacent and under the base sample holding chamber.
8. The apparatus of claim 1, wherein the circuit blocks disposed on the second substrate comprise one of an ARM core, a GPU core and a FPGA core.
9. The apparatus of claim 1, wherein the in-pixel global shutter employs an in-pixel capacitor as the global shutter storage element.
10. The apparatus of claim 1, wherein the in-pixel global shutter employs an in-pixel anti-blooming gate for reset operation.
11. A method for identifying the presence of fluorophore tagged nucleotide bases, the method comprising the steps of: providing a laser illumination source configured to emit pulsed laser radiation; providing a sample of fluorophore tagged nucleotide bases; providing an optically transparent sample holding chamber that has an upper side, the sample holding chamber being adapted for receiving the sample of fluorophore tagged nucleotide bases; providing an image sensor chip including an array of image sensing pixels with its image sensing surface stacked immediately adjacent and under the base sample holding chamber; providing a circuit chip with circuit blocks disposed within a second substrate stacked immediately adjacent and upon the other surface of the image sensor chip; placing the sample of fluorophore tagged nucleotide bases into the sample holding chamber; exposing the sample in the sample holding chamber to the pulsed laser radiation such that the pulsed laser radiation passes through the sample and into the upper side of the sample holding chamber, thereby identifying the presence of fluorophore tagged nucleotide bases by imaging the release of fluorescent emissions which may persist after the pulsed laser radiation ceases; accumulating and transferring, via the image sensor chip configured with in-pixel global shutter, an image signal in response to fluorescent emissions emitted from the sample and incident upon the image sensor; coupling out the image signal through the second substrate to the circuit blocks of the circuit chip; closing the image sensor global shutter when the laser radiation pulse is incident on the sample; opening the image sensor global shutter to accumulate persistent fluorescent emission and transfer out a related image signal during the subsequent period between laser radiation pulses when no laser radiation is incident on the sample; and executing signal processing on the image signal within the circuit blocks to identify the presence of fluorophore tagged bases within the sample.
12. The method of claim 11, wherein the image sensing chip further comprises a backside illuminated image sensor including an array of image sensing pixels with its image sensing surface stacked immediately adjacent and under the base sample holding chamber.
13. The method of claim 11, wherein the image sensing chip further comprises a frontside illuminated image sensor including an array of image sensing pixels with its image sensing surface stacked immediately adjacent and under the base sample holding chamber.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
(1) The accompanying drawings illustrate the present invention.
(2)
(3)
(4)
(5)
(6)
DETAILED DESCRIPTION OF THE INVENTION
(7) The above-described drawings illustrate the invention, an improved DNA sequencing system, or more generally an apparatus for identifying fluorophore tagged nucleotide bases. The system includes a DNA sample holder residing on a stacked BSI image sensor with a pulsed laser and a global shutter readout for fluorescent illumination detection. The pulsed laser has on and off periods wherein during the laser on period a fluorescent die attached to a DNA sample is excited while the global shutter imaging system is configured to capture no illumination and during the laser off period the global shutter imaging system is configured to capture fluorescent illumination from the DNA sample. Various embodiments of an improved DNA sequencing system are disclosed herein. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. One skilled in the relevant art will recognize, however, that the techniques described herein can be practiced without one or more of the specific details, or with other methods, components, materials, etc. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring certain aspects. A substrate may have a front side and a back side. Any fabrication process that is performed from the front side may be referred to as a frontside process while any fabrication process that is performed from the back side may be referred to as a backside process. Structures and devices such as photodiodes and associated transistors may be formed in a front surface of a substrate. A dielectric stack that includes alternating layers of metal routing layers and conductive via layers may be formed on the front surface of a substrate.
(8) The terms coupled and connected, which are utilized herein, are defined as follows. The term connected is used to describe a direct connection between two circuit elements, for example, by way of a metal line formed in accordance with normal integrated circuit fabrication techniques. In contrast, the term coupled is used to describe either a direct connection or an indirect connection between two circuit elements. For example, two coupled elements may be directly coupled by way of a metal line, or indirectly connected by way of an intervening circuit element (e.g., a capacitor, resistor, or by way of the source/drain terminals of a transistor). In the present invention of a stacked chip arrangement the front sides of two chips may be directly connected since the electrical interconnects on each chip will most commonly be formed on the front sides of each chip. When reference is made to certain circuit elements residing within or formed in a substrate this is generally accepted to mean the circuits reside on the front side of the substrate.
(9)
(10) As
(11) The dichroic mirror 60 may be an expensive component to fabricate due to often narrow and close reflection and transmission band requirements of such prior art systems. Also, imaging system 20 may be responsive to radiation 35 from laser 30, as well as radiation other than fluorescence radiation 45, and this may require filter 70 to be a narrow band filter. Narrow band filters typically are more expensive than wide band filters. The DNA sequencing system's capability to detect and measure fluorescence in the sample is limited by the system design requirements necessitating the placement of mirror 60 and filter 70 and lens 80 between sample holder 40 and imaging system 20. The greater the distance between the sample and the imaging system the weaker is the radiation available to be detected. An improved DNA sequencing system would have fewer components to reduce cost and less distance between the sample under examination and the imaging system to increase capability.
(12)
(13) Two of the most common methods for reading off the image signals generated on a sensor chip are the rolling shutter mode and the global shutter mode. The rolling shutter mode involves exposing different lines of the sensor array at different times and reading out those lines in a chosen sequence. The global shutter mode involves exposing all pixels simultaneously and for the same length of time similar to how a mechanical shutter operates on a legacy snapshot camera. Prior art digital imaging systems have utilized either rolling shutter or global shutter readout modes.
(14) Rolling shutter (RS) mode exposes and reads out adjacent rows of the array at different times, that is, each row will start and end its exposure slightly offset in time from its neighbor. The readout of each row follows along each row after the exposure has been completed and transfers the charge from each row into the readout node of the pixel. Although each row is subject to the same exposure time, the row at the top will have ended its exposure a certain time prior to the end of the exposure of the bottom row of the sensor. That time depends on the number of rows and the offset in time between adjacent rows. A potential disadvantage of rolling shutter readout mode is spatial distortion which results from the above. The distortion becomes more apparent in cases where larger objects are moving at a rate that is faster than the readout rate. Another disadvantage is that different regions of the exposed image will not be precisely correlated in time and appear as a distortion in the image. To improve signal to noise in the image signal final readout, specifically to reduce temporal dark noise, a reference readout called correlated double sampling (CDS) is performed prior to the conversion of each pixel charge to an output signal by an amplifier transistor. The amplifier transistor may typically be a transistor in a source-follower (SF) configuration.
(15) Global shutter (GS) mode exposes all pixels of the array simultaneously. This facilitates the capture of fast moving events, freezing them in time. Before the exposure (integration time) begins all the pixels are reset (RST) to the same ostensibly dark level by draining all their charge. While in reset mode the pixels can accept no incident light or rather won't accumulate signal charge related to incident radiation. At the start of the exposure all of the pixels begin simultaneously to collect charge and are allowed to do so for the duration of the exposure time. At the end of the exposure each pixel transfers its signal charge simultaneously to its readout node. Global shutter mode can be configured to operate in a continuous manner whereby an exposure can proceed while the previous exposure is being readout from the readout storage nodes of each pixel. In this mode the sensor has 100% duty cycle which optimizes time resolution and photon collection efficiency. There is no artifact in the image of the period of transient readout that occurs in rolling shutter mode. Global shutter can be regarded as essential when exact time correlation is required between different regions of the sensor area. Global shutter is also very simple to synchronize with light sources or other devices. A global shutter image sensor may also include an in-pixel anti-blooming gate wherein a second transfer gate is employed to reset all the photodiodes simultaneously or hold them in reset mode after transfer of the photodiode signal charge has occurred through the first transfer gate.
(16) Global shutter mode demands that a pixel contain at least one more transistor or storage component than a pixel using rolling shutter mode. Those extra components are used to store the image charge for readout during the time period following simultaneous exposure. When in-pixel capacitors are used to store the image charge, as opposed to using reverse biased diodes, the device may be referred to as a voltage domain global shutter. Voltage domain global shutter pixels may be less impacted by dark current and stray light. Again in order to improve signal to noise in the image signal a reference readout (e.g., CDS) is required not only to be performed prior to the conversion of each pixel charge to an output signal by an amplifier transistor but also prior to the transfer of the pixel charge to the extra components of the pixel used to store the image charge during readout.
(17) In summary, rolling shutter can deliver the lowest read noise and is useful for very fast streaming of data without synchronization to light sources or peripheral devices. However it carries risk of spatial distortion especially when imaging relatively large, fast moving objects. There is no risk of spatial distortion when using global shutter and when synchronizing to fast switching peripheral devices it is relatively simple and can result in faster frame rates.
(18) In the example imaging system component 100 of an example DNA sequencing system with features in accordance with the teachings of the present invention the shutter signal is a global shutter signal for simultaneously enabling all pixels within pixel array 102 to simultaneously capture their respective image data during a single acquisition window.
(19) Real-time image processing is difficult to achieve. This is due to several factors such as the large data set represented by an image and the complex operations which may need to be performed on the image. At real-time video rates of 30 frames per second a single operation performed on every pixel of a color image can equate to tens of millions of operations per second. Many image processing applications require that several operations be performed on each pixel in the image resulting in an even larger number of required operations per second. Typically an image signal processor (ISP) is implemented within the imaging system for this purpose. It may provide demosaicing to determine which color each pixel represents and to interpolate regions at and near pixels. It also may control autofocus, exposure, and white balance for the imaging system. Recently correcting for lens imperfections like vignetting or color shading imparted by the imperfect lens system has been added, along with things like High Dynamic Range (HDR) recombining, noise reduction, other filtering, face or object detection. It may also provide focus assembly control if needed. ISPs typically have an embedded CPU (Central Processing Unit) to execute its required functions. The ISP may be included onboard the circuit wafer or as an added discrete chip. The circuit wafer may also include a GPU (Graphics Processing Unit) to speed up required information processing and or an FPGA (Field Programmable Gate Array) to facilitate customizing programmed instructions.
(20)
(21) This embodiment of the invention offers advantages over the prior art in that expensive components have been eliminated and the fluorescence radiation source is brought closer to the image sensor array. In particular, referencing
(22)
(23)
(24) Reference throughout this specification to one embodiment, an embodiment, one example, or an example means that a particular feature, structure, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present invention. Thus, the appearances of the phrases such as in one embodiment or in one example in various places throughout this specification are not necessarily all referring to the same embodiment or example. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments or examples. Directional terminology such as top, down, above, below are used with reference to the orientation of the figure(s) being described. Also, the terms have, include, contain, and similar terms are defined to mean comprising unless specifically stated otherwise. Particular features, structures or characteristics may be included in an integrated circuit, an electronic circuit, a combinational logic circuit, or other suitable components that provide the described functionality. In addition, it is appreciated that the figures provided herewith are for explanation purposes to persons ordinarily skilled in the art and that the drawings are not necessarily drawn to scale.
(25) The above description of illustrated examples of the present invention, including what is described in the Abstract, are not intended to be exhaustive or to be limited to the precise forms disclosed. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible without departing from the broader spirit and scope of the present invention. Indeed, it is appreciated that the specific example structures and materials are provided for explanation purposes and that other structures and materials may also be employed in other embodiments and examples in accordance with the teachings of the present invention. These modifications can be made to examples of the invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims. Rather, the scope is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.