SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF

Abstract

The present disclosure is related to a semiconductor package. The semiconductor package includes a substrate and a semiconductor chip. The substrate includes a window through a center portion of the substrate, in which the substrate has an inner sidewall surrounding the window and a conductive foil located on a top surface of the substrate, in which the conductive foil extends beyond the inner sidewall of the substrate. The semiconductor chip is located on the top surface of the substrate, in which the conductive foil is located between the substrate and the semiconductor chip, and the semiconductor chip has a bonding pad electrically connected to the conductive foil.

Claims

1. A semiconductor package, comprising: a substrate, comprising: a window through a center portion of the substrate, wherein the substrate has an inner sidewall surrounding the window; and a conductive foil located on a top surface of the substrate, wherein the conductive foil extends beyond the inner sidewall of the substrate; and a semiconductor chip located on the top surface of the substrate, wherein the conductive foil is located between the substrate and the semiconductor chip, and the semiconductor chip has a bonding pad electrically connected to the conductive foil.

2. The semiconductor package of claim 1, further comprising: a molding compound located on the top surface of the substrate and surrounds the semiconductor chip.

3. The semiconductor package of claim 2, wherein the molding compound has a portion covering a top surface of the semiconductor chip.

4. The semiconductor package of claim 1, further comprising: a molding compound located in the window of the substrate and extending to a bottom surface of the substrate.

5. The semiconductor package of claim 4, wherein the molding compound is in contact with the conductive foil and the bonding pad.

6. The semiconductor package of claim 1, wherein a portion of the conductive foil and the bonding pad are directly above the window of the substrate.

7. The semiconductor package of claim 1, further comprising: an adhesive layer located between the semiconductor chip and the substrate.

8. The semiconductor package of claim 7, wherein the adhesive layer is located on the top surface of the substrate and surrounds the window.

9. The semiconductor package of claim 7, wherein the adhesive layer is in contact with the conductive foil of the substrate.

10. The semiconductor package of claim 1, wherein the substrate further comprises: a conductive via located in the substrate and through the top surface of the substrate and a bottom surface of the substrate.

11. The semiconductor package of claim 10, wherein a top end of the conductive via is electrically connected to the conductive foil.

12. The semiconductor package of claim 10, wherein the substrate further comprises a conductive region electrically connected to a bottom end of the conductive via, and the semiconductor package further comprises: a solder ball located on the conductive region.

13. A manufacturing method of a semiconductor package, comprising: forming a window through a center portion of a substrate, such that the substrate has an inner sidewall surrounds the window, wherein the substrate has a conductive foil located on a first surface of the substrate and extending beyond the inner sidewall of the substrate; attaching the substrate to a first surface of a semiconductor chip such that the conductive foil is located between the substrate and the semiconductor chip; and soldering the conductive foil of the substrate to a bonding pad of the semiconductor chip such that the bonding pad of the semiconductor chip is electrically connected to the conductive foil.

14. The manufacturing method of the semiconductor package of claim 13, further comprising: forming a first portion of a molding compound on the first surface of the substrate and a second portion of the molding compound in the window of the substrate, wherein the first portion of the molding compound surrounds the semiconductor chip and covers the semiconductor chip, and the second portion of the molding compound extends to a second surface of the substrate opposite the first surface of the substrate.

15. The manufacturing method of the semiconductor package of claim 13, further comprising: attaching an adhesive layer to the semiconductor chip, wherein the adhesive layer surrounds the bonding pad of the semiconductor chip; and attaching the substrate to the adhesive layer.

16. The manufacturing method of the semiconductor package of claim 13, wherein soldering the conductive foil of the substrate to the bonding pad of the semiconductor chip is performed by ultrasonic soldering.

17. The manufacturing method of the semiconductor package of claim 13, wherein forming the window through the center portion of the substrate is performed by punching.

18. The manufacturing method of the semiconductor package of claim 13, wherein the substrate comprises a conductive via in the substrate and a conductive region on a second surface of the substrate opposite the first surface of the substrate, and the manufacturing method further comprises: soldering a solder ball to the conductive region such that the solder ball is electrically connected to the conductive via.

19. The manufacturing method of the semiconductor package of claim 13, further comprising: before forming the window through the center portion of the substrate, disposing a support paper on the conductive foil; and removing the support paper before attaching the substrate to the first surface of the semiconductor chip.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0026] Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

[0027] FIG. 1 is a cross-sectional view of a semiconductor package according to one embodiment of the present disclosure.

[0028] FIGS. 2 and 3 are cross-sectional views at intermediate steps of a manufacturing method of a semiconductor package according to one embodiment of the present disclosure.

[0029] FIG. 4 is a top view of a substrate of the semiconductor package of FIG. 3.

[0030] FIG. 5 is a bottom view of the substrate of the semiconductor package of FIG. 3.

[0031] FIG. 6 to FIG. 12 are cross-sectional views of intermediate steps of the manufacturing method of the semiconductor package after the step of FIG. 3.

DETAILED DESCRIPTION

[0032] The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter.

[0033] Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

[0034] Further, spatially relative terms, such as beneath, below, lower, above, upper and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

[0035] FIG. 1 is a cross-sectional view of the semiconductor package 100. Refer to FIG. 1, a semiconductor package 100 includes a substrate 110 and a semiconductor chip 120. The substrate can be, for example, a printed circuit board (PCB), but not limited to it. The substrate 110 includes a window 112 through a center portion of the substrate, in which the substrate 110 has an inner sidewall 112a surrounding the window 112, and a conductive foil 114 located on a top surface 111 of the substrate 110, and the conductive foil 114 extends beyond the inner sidewall 112a of the substrate 110. The material of the conductive foil 114 can be, for example, copper, but not limited to it. In the drawing, the semiconductor chip 120 is located on the top surface 111 of the substrate 110, in which the conductive foil 114 is located between the substrate 110 and the semiconductor chip 120, and the semiconductor chip 120 has a bonding pad 122 and is electrically connected to the conductive foil 114. The number of the conductive foils and the number of the bonding pads in the drawing are two, but the disclosure is not limited to it. A portion 114a of the conductive foil 114 and the bonding pad 122 are directly above the window 112 of the substrate 110. The conducting foil 114 is formed to electrically connect the semiconductor chip 120 and the substrate 110, such that when an electrical signal, for example, digital data, is transmitted to the substrate 110, the electrical signal will pass through the conductive foil 114 and into the semiconductor chip 120 for further processing.

[0036] The semiconductor package 100 further includes a molding compound 130 located on the top surface 111 of the substrate 110 and surrounds the semiconductor chip 120. The molding compound 130 has a portion 132 covering a top surface 123 of the semiconductor chip 120. The semiconductor package 100 further includes another portion 134 of the molding compound 130 located in the window 112 of the substrate 110 and extending to a bottom surface 113 of the substrate 110. The molding compound 130 is in contact with the conductive foil 114 and the bonding pad 122. In some embodiments, the shape of the molding compound 130 is determined by the shape of the mold and the molding compound 130 and the molding compound 130 are formed at the same time. The semiconductor package 100 further includes an adhesive layer 140 located between the semiconductor chip 120 and the substrate 110. The adhesive layer 140 is located on the top surface 111 of the substrate 110 and surrounds the window 112. The adhesive layer 140 is in contact with the conductive foil 114 of the substrate 110. In some embodiments, the adhesive layer 140 can be, for example, a layer of die attach film, but not limited to it.

[0037] The substrate 110 further includes a conductive via 116 located in the substrate 110 and through the top surface 111 of the substrate 110 and the bottom surface 113 of the substrate 110. A top end of the conductive via 116 is electrically connected to the conductive foil 114. The substrate 110 further includes a conductive region 118 electrically connected to a bottom end of the conductive via 116, and the semiconductor package further includes a solder ball 160 located on the conductive region 118. The amounts of the conductive foil 114, the conductive via 116, the conductive region 118 and the solder ball 160 are not limited to the amount shown in the drawings. The function of the conductive via 116, the conductive region 118 and the solder ball 160 is to electrically connect the semiconductor chip 120 and the conductive foil 114 to the outside the semiconductor package 100, such that the semiconductor chip 120 in the core of the semiconductor package 100 can electrically connect to other devices or components.

[0038] In the present embodiment, since the substrate 110 of the semiconductor package 100 has the window 112 and the conductive foil 114 extending beyond the inner sidewall 112a that surrounds the window 112, the bonding pad 122 of the semiconductor chip 120 can electrically connect to the conductive foil 114. As a result of such a design, the semiconductor package 100 is capable of working at high data rate without using bonding wires or copper pillars. Moreover, the manufacturing method of the semiconductor package uses the soldering of the conductive foil of the substrate to the bonding pad of the semiconductor chip to electrically connect the semiconductor chip and the substrate, which avoids the necessity of forming copper pillar in the manufacturing process, thereby reducing the cycle time and the cost of the manufacturing process.

[0039] It is to be noted that the connection relationships, the materials, and the advantages of the elements described above will not be repeated in the following description. In the following description, a manufacturing method of a semiconductor package is described.

[0040] FIGS. 2 and 3 are cross-sectional views at intermediate steps of a manufacturing method of a semiconductor package according to one embodiment of the present disclosure. Refer to FIG. 2 and FIG. 3, The manufacturing method of the semiconductor package includes before forming the window 112 through the center portion of the substrate 110, disposing a support paper 170 on the conductive foil 114; and forming the window 112 through the center portion of the substrate 110, such that the substrate 110 has the inner sidewall 112a surrounding the window 112. The substrate 110 has a conductive foil 114 located on a first surface (i.e., the top surface 111) of the substrate 110 and extending beyond the inner sidewall 112a of the substrate 110. Since the thickness of the conductive foil 114 is relatively small (about 160 micrometers) compare to the thickness of the substrate 110 (about 1600 to 2000 micrometers), the support paper 170 can protect the conductive foil 114 from rupture before attaching the substrate 110 to the semiconductor chip 120. In some embodiments, the step of forming the window 112 through the center portion of the substrate 110 is performed by punching.

[0041] FIG. 4 is a top view of the substrate 110 of the semiconductor package 100 of FIG. 3. Refer to FIG. 3 and FIG. 4, the substrate 110 includes the conductive foil 114 located on the top surface 111 of the substrate 110, and the conductive via 116. The top and of the conductive via 116 is electrically connected to the conductive foil 114. After the window 112 is formed, the portion 114a of the conductive foil 114 extends out of the inner sidewall of the window 112. As shown in FIG. 4, the electrical connection between the conductive foil 114 and the conductive via 116 is by a conductive line, but the conductive foil 114 can also directly connect the conductive via 116 by extending the length of the conductive foil 114. The number of the conductive foils 114 and the number of the conductive vias 116 are not limited to the amount shown in the drawings, but the conductive foil 114 and the conductive via 116 is one-to-one connected.

[0042] FIG. 5 is a bottom view of the substrate 110 of the semiconductor package 100 of FIG. 3. Refer to FIG. 3 and FIG. 5, the substrate 110 includes the conductive region 118 on the bottom surface 113 of the substrate 110. The bottom end of the conductive via 116 is electrically connected to the conductive region 118. The electrical connection between the bottom end of the conductive via 116 and the conductive region 118 can directly connect or connect by a conductive line. The number of the conductive regions 118 is not limited to the number shown in the drawing, but the conductive via 116 and the conductive region 118 is one-to-one connected.

[0043] Refer to FIG. 6 and FIG. 7, after the step in FIG. 3, the adhesive layer 140 is attached to the semiconductor chip 120, in which the adhesive layer 140 surrounds the bonding pad 122 of the semiconductor chip 120. The support paper 170 of FIG. 2 is removed before attaching the substrate 110 to a first surface (i.e., the bottom surface 121) of the semiconductor chip 120. Thereafter, attaching the substrate 110 is attached to the adhesive layer 140 and the first surface 121 of the semiconductor chip 120 such that the conductive foil 114 is located between the substrate 110 and the semiconductor chip 120. In other words, the top surface 111 of the substrate 110 is attached to the bottom surface 121 of the semiconductor chip 120. In some embodiments, the adhesive layer 140 can be, for example, a layer of die attach film (DAF), and will be dried through a baking process to adhere the substrate 110 and the semiconductor chip 120, but not limited to it.

[0044] Refer to FIG. 8 to FIG. 10, after the structure of FIG. 7 is formed, the conductive foil 114 of the substrate 110 is soldered to the bonding pad 122 of the semiconductor chip 120 such that the bonding pad 122 of the semiconductor chip 120 electrically connects to the conductive foil 114. The step of soldering the conductive foil 114 of the substrate 110 to the bonding pad 122 of the semiconductor chip 120 may be performed by ultrasonic soldering through an apparatus 200. FIG. 10 shows the structure after the soldering of the conductive foil 114 of the substrate 110 to the bonding pad 122 is finished.

[0045] Refer to FIG. 11, thereafter, the first portion 132 of the molding compound 130 is formed on the first surface 111 of the substrate 110 and the second portion 134 of the molding compound 130 is formed in the window 112 of the substrate 110, in which the first portion 132 of the molding compound 130 surrounds the semiconductor chip 120 and covers the semiconductor chip 120, and the second portion 134 of the molding compound 130 extends to a second surface (i.e., the bottom surface 113) of the substrate 110 opposite the first surface 111 of the substrate 110. In some embodiments, the first portion 132 and the second portion 134 of the molding compound 130 are formed at the same time. The shape of the molding compound 130 is determined by the shape of a mold. In other words, the first portion 132 and the second portion 134 of the molding compound 130 are simultaneously formed in one molding step.

[0046] Refer to FIG. 12, after the formation of the molding compound 130, the solder ball 160 is soldered to the conductive region 118 such that the solder ball 160 is electrically connected to the conductive via 116. As a result, the semiconductor package 100 can be obtained. The method used in the soldering of the solder ball 160 can be solder reflowing, but not limited to it. By soldering the solder ball 160 to the conductive region 118, the semiconductor chip 120 is electrically connected to the solder ball 160 through the bonding pad 122, the conductive foil 114, the conductive via 116 and the conductive region 118, such that the semiconductor chip 120 of the semiconductor package 100 can electrically connect to other devices or components, such as an external printed circuit board (PCB).

[0047] In summary, since the substrate of the semiconductor package has a window and the conductive foil extending beyond the inner sidewall that surrounds the window, the bonding pad of the semiconductor chip can electrically connect to the conductive foil. As a result of such a design, the semiconductor package is capable of working at high data rate without using bonding wires or copper pillars. Moreover, the manufacturing method of the semiconductor package uses the soldering of the conductive foil of the substrate to the bonding pad of the semiconductor chip to electrically connect the semiconductor chip and the substrate, which avoids the necessity of forming copper pillar in the manufacturing process, thereby reducing the cycle time and the cost of the manufacturing process.

[0048] The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.