STT-MRAM FLIP-CHIP MAGNETIC SHIELDING AND METHOD FOR PRODUCING THE SAME

Abstract

Methods of magnetically shielding a perpendicular STT-MRAM structure on all six sides within a flip-chip package and the resulting devices are provided. Embodiments include forming a passivation stack over an upper surface of a wafer and outer portions of an Al pad; forming a polymer layer over the passivation stack; forming a UBM layer over the Al pad, portions of the polymer layer and along sidewalls of the polymer layer; forming a T-shaped Cu pillar over the UBM layer; forming a ?-bump over the T-shaped Cu pillar; dicing the wafer into a plurality of dies; forming an epoxy layer over a bottom surface of each die; forming a magnetic shielding layer over the epoxy layer and along sidewalls of each die, the epoxy layer, the passivation stack and the polymer layer; and connecting the ?-bump to a package substrate with a BGA balls.

Claims

1. A method comprising: forming a passivation stack over an upper surface of a wafer and outer portions of an aluminum (Al) pad; forming a polymer layer over the passivation stack; forming an under bump metallization (UBM) layer over the Al pad, portions of the polymer layer and along sidewalls of the polymer layer; forming a T-shaped copper (Cu) pillar over the UBM layer; forming a micro bump (?-bump) over the T-shaped Cu pillar; dicing the wafer into a plurality of dies; forming an epoxy layer over a bottom surface of each die; forming a magnetic shielding layer over the epoxy layer and along sidewalls of each die, the epoxy layer, the passivation stack and the polymer layer; connecting the ?-bump to a package substrate with a ball grid array (BGA)-balls; forming a second magnetic shielding layer over the passivation stack prior to forming the polymer layer; and forming the polymer layer over the second magnetic shielding layer and portions of the Al pad and along sidewalls of the second magnetic shielding layer and the passivation stack.

2. The method according to claim 1, comprising forming the passivation stack by: forming an oxide layer over the wafer and the Al pad; forming a nitride layer over the oxide layer; and forming a via through patterning the nitride layer and the oxide layer down to the Al pad.

3. (canceled)

4. The method according to claim 1, comprising forming the UBM layer and the T-shaped Cu pillar by: forming a UBM layer over the polymer layer and the Al pad and along sidewalls of the polymer layer; forming a photoresist layer over the UBM layer on opposite sides of the Al pad; forming a Cu layer over the UBM layer and along sidewalls of the photoresist layer; stripping the photoresist layer; and removing exposed portions of the UBM layer down to the polymer layer.

5. The method according to claim 1, comprising connecting the ?-bump to a package substrate by: forming an under-fill layer between the polymer layer and the package substrate.

6. The method according to claim 1, further comprising forming the UBM layer along sidewalls of the passivation stack.

7. The method according to claim 1, comprising forming the ?-bump by: forming a metal layer over the T-shaped Cu pillar; and reflowing the metal layer at a temperature of 200? C. to 260? C.

8. The method according to claim 1, further comprising: forming a silicon nitride (SiN) spacer over portions of the polymer layer along each sidewall of the UBM layer and the T-shaped Cu pillar prior to forming magnetic shielding layer; forming a second epoxy layer over the polymer layer and adjacent to each SiN spacer; and forming a second magnetic shielding layer over the second epoxy layer and along sidewalls of the second epoxy layer.

9. The method according to claim 8, comprising connecting the ?-bump to a package substrate by: forming an under-fill layer between the second magnetic shielding layer and the package substrate.

10. The method according to claim 1, further comprising: patterning the magnetic shielding layer over the front surface of the wafer around a keep out zone (KOZ) for ?-bumps.

11. A device comprising: a package substrate with a ball grid array (BGA)-balls; a micro bump (?-bump) connected to an upper surface of the package substrate; a copper (Cu) pillar over the ?-bump; an under bump metallization (UBM) layer on the Cu pillar; a polymer layer over portions of the UBM layer and on sidewalls of the UBM layer; a passivation stack over the polymer layer; an aluminum (Al) pad over portions of the passivation stack and the UBM layer; a wafer over the passivation stack and the Al pad; an epoxy layer over the wafer; a magnetic shielding layer over the epoxy layer and along sidewalls of the epoxy layer, the wafer, the passivation stack and the polymer layer; a second magnetic shielding layer over the polymer layer and along sidewalls of the polymer layer; the nitride layer over the second magnetic shielding layer and along the sidewalls of the polymer layer; and the oxide layer over the nitride layer and along the sidewalls of the polymer layer.

12. The device according to claim 11, wherein the passivation stack comprises: a nitride layer over the polymer layer; and an oxide layer over the nitride layer.

13. (canceled)

14. The device according to claim 11, further comprising: an under-fill layer between the polymer layer and the package substrate.

15. The device according to claim 11, further comprising: a silicon nitride (SiN) spacer along each sidewall of the UBM layer and the Cu pillar; a second epoxy layer adjacent to each SiN spacer; and a second magnetic shielding layer under the second epoxy layer and along sidewalls of the second epoxy layer.

16. The device according to claim 15, comprising: an under-fill layer between the second magnetic shielding layer and the package substrate.

17. The device according to claim 15, comprising: the polymer layer over the second epoxy layer, the nitride layer and portions of the UBM layer and on sidewalls of the UBM layer.

18. The device according to claim 11, wherein the magnetic shielding layer is formed to a thickness of 0.1 millimeter (mm) to 0.5 mm.

19. The device according to claim 11, wherein the magnetic shielding layer comprises nickel (Ni)-iron (Fe) alloy.

20. A device comprising: a package substrate with a ball grid array (BGA)-balls; a micro bump (?-bump) connected to an upper surface of the package substrate; a copper (Cu) pillar over the ?-bump; an under bump metallization (UBM) layer on the Cu pillar; a silicon nitride (SiN) spacer along each sidewall of the UBM layer and the Cu pillar; an epoxy layer adjacent to each SiN spacer; a magnetic shielding layer under a second epoxy layer and along sidewalls of the second epoxy layer; an under-fill layer between a second magnetic shielding layer and the package substrate; a polymer layer over the epoxy layer, the nitride layer and portions of the UBM layer and on sidewalls of the UBM layer; a passivation stack over the polymer layer; an aluminum (Al) pad over portions of the passivation stack and the UBM layer; and a wafer over the passivation stack and the Al pad, wherein the second epoxy layer is formed over the wafer, and the second magnetic shielding layer is formed over the epoxy layer and along sidewalls of the epoxy layer, the wafer, the passivation stack and the polymer layer.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:

[0015] FIG. 1 schematically illustrates a cross-sectional view of a magnetic shielding in a wire-bond MRAM package;

[0016] FIGS. 2 through 6 schematically illustrate cross-sectional views of a process flow for package level processing of a magnetic shielding layer, in accordance with an exemplary embodiment;

[0017] FIGS. 7 through 12 schematically illustrate cross-sectional views of a process flow for wafer level processing of a magnetic shielding layer, in accordance with an exemplary embodiment;

[0018] FIG. 13 is a top view of the upper portion and sidewalls of a three-dimensional magnetic shielding layer for a flip-chip package, in accordance with an exemplary embodiment;

[0019] FIG. 14 is a top view of the bottom portion of a three-dimensional magnetic shielding layer with openings around the KOZ for ?-bumps, in accordance with an exemplary embodiment; and

[0020] FIGS. 15 and 16 are top views of bottom portions of a three-dimensional magnetic shielding layer for a flip-chip package, in accordance with an exemplary embodiment.

DETAILED DESCRIPTION

[0021] In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term about.

[0022] The present disclosure addresses and solves the current problem of interferences or change of spin in a MTJ from stray or externally applied magnetic fields attendant upon forming a magnetic shielding structure over a perpendicular STT-MRAM device. The problem is solved, inter alia, by forming a three dimensional magnetic shielding layer with only ?-bump opening over a perpendicular STT-MRAM structure.

[0023] Methodology in accordance with embodiments of the present disclosure includes forming a passivation stack over an upper surface of a wafer and outer portions of an Al pad. A polymer layer is formed over the passivation stack. An UBM layer is formed over the Al pad, portions of the polymer layer and along sidewalls of the polymer layer. A T-shaped Cu pillar is formed over the UBM layer. A ?-bump is formed over the T-shaped Cu pillar. The wafer is diced into a plurality of dies and an epoxy layer is formed over a bottom surface of each die. A magnetic shielding layer is formed over the epoxy layer and along sidewalls of each die, the epoxy layer, the passivation stack and the polymer layer and the ?-bump is connected to a package substrate with BGA-balls.

[0024] Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

[0025] FIGS. 2 through 6 schematically illustrate cross-sectional views of a process flow for package level processing of a magnetic shielding layer, in accordance with an exemplary embodiment. Referring to FIG. 2, a wafer 201, e.g., a semiconductor wafer or a STT-MRAM wafer, is provided with Al pads 203. An oxide layer 205 is then formed over the wafer 201 and the Al pads 203. Next, a nitride layer 207 is formed over the oxide layer 205. Subsequently, portions of the nitride layer 207 and the oxide layer 205 are patterned down to the Al pads 203, forming the nitride layer 207 and the oxide layer 205 (herein after passivation stack 209), and vias 211.

[0026] Referring to FIG. 3, a polymer layer 301 (not shown for illustrative convenience) is formed over the passivation stack 209 and the vias 211. Next, portions of the polymer layer 301 are etched by a lithographic process, forming the polymer layer 301 and vias 303. Subsequently, a UBM layer 305 is formed over the polymer layer 301 and the vias 303 and a photoresist layer (not shown for illustrative convenience) is formed over the UBM layer 305 on opposite sides of the Al pads 203. Next, a Cu layer 307 is formed, e.g., by plating, over the UBM layer 305 and along sidewalls of the photoresist layer. Subsequently, the photoresist layer is stripped, forming the T-shaped Cu pillars 307, and portions of the UBM layer 305 are removed, e.g., by wet etch, down to the polymer layer 301, forming the UBM layer 305.

[0027] Next, a SiN spacer 401 is formed, e.g., by chemical vapor deposition (CVD) and etch, over portions of the polymer layer 301 along each sidewall of the UBM layer 305 and the T-shaped Cu pillars 307, as depicted in FIG. 4. Then, a ?-bump 403 is formed, e.g., by reflowing a tin (Sn)-silver (Ag) alloy at a temperature of 200? C. to 260? C., over each of the T-shaped Cu pillars 307. The wafer 201 is then diced into a plurality of dies 201.

[0028] Referring to FIG. 5, an epoxy layer 501 is formed over the top and bottom surface of each die. Subsequently, a magnetic shielding layer 503 is formed mechanically, e.g., of NiFe alloy to a thickness of 0.1 mm to 0.5 mm, over the epoxy layer 501 and along sidewalls of each die 201, the epoxy layer 501, the passivation stack 209 and the polymer layer 301. In this instance, a small gap is formed between the polymer layer 301, the nitride layer 207, the oxide layer 205, the die 201 and the sidewalls of the magnetic shielding layer 503; however, it is also contemplated that the sidewalls may be adjacent to the various layers as well.

[0029] Next, a singular die 201 is flipped and the ?-bumps 403 are connected to a package substrate 601 with BGA-balls 603 by an under-fill layer 605 formed between the magnetic shielding layer 503 and the package substrate 601, as depicted in FIG. 6. Consequently, a flip-chip package with a three-dimensional magnetic shielding layer 503 is formed, thereby protecting the singular die 201 around the KOZ from all directions.

[0030] FIGS. 7 through 12 schematically illustrate cross-sectional views of a process flow for wafer level processing of a magnetic shielding layer, in accordance with an exemplary embodiment. Referring to FIG. 7, a wafer 701, e.g., a semiconductor wafer or a STT-MRAM wafer, is provided with Al pads 703. An oxide layer 705 and a nitride layer 707 (herein after passivation stack 709) are then sequentially formed over the wafer 701 and the Al pads 703. Subsequently, a magnetic shielding layer 801 is formed, e.g., of FeNi alloy by physical vapor deposition (PVD) or electrochemical deposition (ECD), over the passivation stack 709, as depicted in FIG. 8. Then, the magnetic shielding layer 801 and the passivation stack 709 are patterned down to the Al pads 703, forming a magnetic shielding layer 801, a nitride layer 707, an oxide layer 705 and vias 901, as illustrated in FIG. 9.

[0031] Referring to FIG. 10, a polymer layer 1001 (not shown for illustrative convenience) is formed over the magnetic shielding layer 801 and the vias 901. Then, portions of the polymer layer 1001 are etched by a lithographic process, forming the polymer layer 1001 and vias 1003. Next, a UBM layer 1005 is formed over the polymer layer 1001 and the vias 1003. Then, a photoresist layer (not shown for illustrative convenience) is formed over the UBM layer 1005 on opposite sides of the Al pads 703. Next, a Cu layer 1007 is formed, e.g., by plating, over the UBM layer 1005 and along sidewalls of the photoresist layer. Subsequently, the photoresist layer is stripped, forming T-shaped Cu pillars 1007 and portions of the UBM layer 1005 are removed, e.g., by wet etch, forming a UBM layer 1005. Thereafter, a ?-bump 1009 is formed, e.g., by reflowing a SnAg alloy at a temperature of 200? C. to 260? C., over each of the T-shaped Cu pillars 1007.

[0032] Next, the wafer 701 is diced into a plurality of dies 701 and an epoxy layer 1101 is formed over the bottom surface of each die 701, as depicted in FIG. 11. Subsequently, a magnetic shielding layer 1103 is formed, e.g., of NiFe alloy to a thickness of 0.1 mm to 0.5 mm, over the epoxy layer 1101 and along sidewalls of each die 701, the epoxy layer 1101, the passivation stack 709 and the polymer layer 1001. As illustrated in FIG. 12, the plurality of dies 701 are flipped, and the ?-bumps 1009 are connected to a package substrate 1201 with BGA-balls 1203 by an under-fill layer 1205 formed between the polymer layer 1001 and the package substrate 1201. Again, a flip-chip package with three-dimensional magnetic shielding layers 801 and 1103 is formed, thereby protecting the plurality of dies 701 around the KOZ from all directions.

[0033] FIGS. 13 and 14 are top views of the upper and bottom portions of a three-dimensional magnetic shielding layer for a flip-chip package, in accordance with an exemplary embodiment. Referring to FIGS. 13 and 14, the upper portion 1301 and the sidewalls 1303 of the three-dimensional magnetic shielding layer 1305 encapsulate the plurality of dies from five of the six sides and the bottom portion 1401 with openings 1403 around the KOZ 1405 for ?-bumps encapsulates the plurality of dies from the remaining sixth side, thereby reducing the area exposed and improving the magnetic shielding efficiency of the resultant device.

[0034] FIGS. 15 and 16 are top views of bottom portions of a three-dimensional magnetic shielding layer for a flip-chip package, in accordance with an exemplary embodiment. Referring to FIG. 15, the bottom portion 1501 of the magnetic shielding layer 1305 has openings 1503 within the KOZ 1505 for ?-bumps, thereby reducing the area exposed and improving the magnetic shielding efficiency. FIG. 16 is another configuration of the bottom shield for a dense I/O SOC. The bottom portion 1601 of the magnetic shielding layer 1305 has openings 1603 around the KOZ 1605 to ensure there is no opening in the MRAM block 1607, thereby protecting the MRAM block from any externally applied electromagnetic fields.

[0035] The embodiments of the present disclosure can achieve several technical effects, such as higher shielding efficiency, and smaller openings in the protective metal layers resulting in an improved level of magnetic immunity. In addition, the present method is cost effective because the protective metal layers are formed at package level. Further, there is an ease in fabrication since the protective metal layers are pre-fabricated. Devices formed in accordance with embodiments of the present disclosure enjoy utility in various industrial applications, e.g., microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras. The present disclosure enjoys industrial applicability in any of various types of semiconductor devices including STT-MRAMs.

[0036] In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.