Low leakage ReRAM FPGA configuration cell

Abstract

A low-leakage resistive random access memory cell includes a complementary pair of bit lines and a switch node. A first ReRAM device is connected to a first one of the bit lines. A p-channel transistor has a source connected to the ReRAM device, a drain connected to the switch node, and a gate connected to a bias potential. A second ReRAM device is connected to a second one of the bit lines. An n-channel transistor has a source connected to the ReRAM device a drain connected to the switch node, and a gate connected to a bias potential.

Claims

1. A low-leakage resistive random-access memory (ReRAM) cell in an integrated circuit and comprising: a first bit line formed from a first metal interconnect line segment in a first level of metal interconnect in the integrated circuit; a second bit line formed from a second metal interconnect line segment in the first level of metal interconnect in the integrated circuit; a switch node; a first ReRAM device formed between the first metal interconnect line segment and a third metal interconnect line segment, the third metal interconnect line segment formed in a second level of metal interconnect different from the first level of metal interconnect, the first ReRAM device having an ion source and a solid electrolyte layer, a first end of the first ReRAM device nearest its solid electrolyte layer connected to the first metal interconnect line segment; a p-channel transistor having a source connected to a second end of the first ReRAM device nearest its ion source, a drain connected to the switch node, and a gate connected to a first bias potential; a second ReRAM device formed between the second metal interconnect line segment and a fourth metal interconnect line segment, the fourth metal interconnect line segment formed in the second level of metal interconnect, the second ReRAM device having an ion source and a solid electrolyte layer, a first end of the second ReRAM device nearest its ion source connected to the second metal interconnect line segment an n-channel transistor having a source connected to a second end of the second ReRAM device nearest its solid electrolyte layer, a drain connected to the switch node, and a gate connected to a second bias potential; and wherein neither of the first and second ReRAM devices share a direct physical connection to any of said first, second, third and fourth metal interconnect line segment, or any other metal interconnect line segment in the integrated circuit.

2. The ReRAM cell of claim 1, further comprising a programming transistor having a drain connected to the switch node, a source connected to a source word line and a gate connected to a word line.

3. The ReRAM cell of claim 1 further including a switch transistor having a gate connected to the switch node, a source connected to a first programmable node and a drain connected to a second programmable node.

4. The ReRAM cell of claim 1 wherein the first and second bias potentials are equal.

5. The ReRAM cell of claim 4 wherein the first and second bias potentials are one half of an operating voltage applied between the first and second bit lines.

6. The ReRAM cell of claim 1 wherein the second level of metal interconnect is a lower metal interconnect layer and first level of metal interconnect is an upper metal interconnect layer.

7. The ReRAM cell of claim 1, further comprising: a first programming transistor having a drain connected to the second end of the first ReRAM device, a source connected to a source word line and a gate connected to a word line; and a second programming transistor having a drain connected to the second end of the second ReRAM device, a source connected to the source word line and a gate connected to the word line.

Description

BRIEF DESCRIPTION OF THE DRAWING FIGURES

(1) FIG. 1 is a schematic diagram of an illustrative prior-art push-pull ReRAM cell.

(2) FIG. 2 is a cross sectional view of an illustrative semiconductor layout for a ReRAM cell like that shown in FIG. 1.

(3) FIG. 3A is a schematic diagram of an illustrative push-pull ReRAM cell accordance with the present invention.

(4) FIG. 3B is a plot showing the current vs. voltage characteristics of an off-state ReRAM device and a MOS transistor operating in subthreshold region.

(5) FIG. 4A is a cross-sectional view of an illustrative semiconductor layout for a ReRAM cell like that shown in FIG. 3A.

(6) FIG. 4B is a top view of an illustrative semiconductor layout for a ReRAM cell like that shown in FIG. 3A.

(7) FIG. 5 is a schematic diagram depicting four illustrative ReRAM cells in an array to show a method for programming and erasing the ReRAM cells.

(8) FIG. 6 is a table showing voltages to be applied to the ReRAM memory array of FIG. 5 to erase and program the cells.

(9) FIG. 7A is a schematic diagram showing another illustrative embodiment of a push-pull ReRAM cell in accordance with the present invention.

(10) FIG. 7B is a schematic diagram showing a variation of the programming transistor portion of the push-pull ReRAM cell of FIG. 7A.

(11) FIG. 7C is a schematic diagram showing another variation of the programming transistor portion of the push-pull ReRAM cell of FIG. 7A.

(12) FIG. 7D is a schematic diagram showing yet another variation of the programming transistor portion of the push-pull ReRAM cell of FIG. 7A.

DETAILED DESCRIPTION

(13) Persons of ordinary skill in the art will realize that the following description of the present invention is illustrative only and not in any way limiting. Other embodiments of the invention will readily suggest themselves to such skilled persons.

(14) By adding two transistors to the cell in accordance with the present invention, the voltage across the off state ReRAM cell can be significantly reduced (e.g., to 0.5V or less) while maintaining the 1.5V drive on the switch transistor in a typical application as described herein. This can be done with only a minimal increase in area. Because the leakage is an exponential function of applied voltage, reducing the voltage across the off state ReRAM device in accordance with the present invention dramatically reduces the leakage through the off state ReRAM device, significantly improving the power dissipation.

(15) Referring now to FIG. 3A, a schematic diagram shows an illustrative push-pull ReRAM cell 80 in accordance with the present invention. ReRAM memory cell 80 includes a first ReRAM device 12 having a first end coupled to bitline BL 16. A p-channel transistor 82 is coupled in series with a second end of first ReRAM device 12 and has its source connected to the second end of ReRAM device 12. The drain of p-channel transistor 82 is connected to a switch node 20.

(16) A second ReRAM device 14 has a first end coupled to bitline BL! 18. An n-channel transistor 84 is coupled in series with a second end of second ReRAM device 14 and has its source connected to the second end of ReRAM device 14. The drain of n-channel transistor 84 is connected to the switch node 20. Persons of ordinary skill in the art will appreciate that the value of the potentials applied to (BL) 16 and (BL!) 18 will be selected as a function of the particular feature size and other aspects of the technology employed. Typical operating voltages that are applied to (BL) 16 and (BL!) 18 are 1.5V and 0V, respectively.

(17) The gate of p-channel transistor 82 is connected to bias voltage node 86 to bias the gate with respect to its source, The gate of n-channel transistor 84 is connected to bias voltage node 88 to bias the gate with respect to its source. The bias voltages for the p-channel transistor 82 and n-channel transistor 84 to be applied to the respected bias voltage nodes 86 and 88 should be respectively chosen at design time to set the conductance of each of the p-channel and n-channel transistors so that each of ReRAM device 12 and ReRAM device 14 will have a voltage potential thereacross of between 0.25V to 0.5V more or less when it is in its off state. This bias voltage is nominally about 0.75V with respect to the source of the transistor for the voltages of 1.5V and 0V mentioned above, but, as noted, will vary given individual devices and processes.

(18) A programming transistor 28 has a gate coupled to a word line (WL) 30. The drain of programming transistor 28 is connected to switch node 20 and its source is connected to a word line source (WLS) 32.

(19) Selecting the voltage to which the ReRAM devices will be subjected in their off states involves an engineering tradeoff between the leakage of the off-state ReRAM device and the subthreshold conduction of the series transistor 82 or 84. The voltage selected in any particular situation will depend on the sizes and geometries of the ReRAM and transistor devices used, and the fabrication process employed. As noted, typical design tradeoffs should result in a voltage across the off-state ReRAM device in the range of 0.25V to 0.5V more or less when using operating voltages in the neighborhood of 1.5V. Higher voltages across the off-state ReRAM device will exponentially increase the ReRAM device leakage, and lower voltages will drop more of the off-state voltage across the series p-channel or n-channel transistor, causing more subthreshold conduction through the transistor. In a typical design, a current flow of no more than 100 pA more or less should be flowing through the off-state ReRAM device.

(20) FIG. 3B is a plot showing the current vs. voltage (I-V) characteristics of an n-channel MOS transistor having a V.sub.t of 0.5V, with its gate at 0.75V and operating in its subthreshold region superimposed on a plot of the leakage current of an off state ReRAM device. FIG. 3B shows an illustrative method for selecting the off state voltage of a ReRAM device in accordance with the present invention whereby the I-V characteristics of the ReRAM device and the transistor intersect at a selected ReRAM leakage current of 100 pA at a voltage of 0.5V and a transistor having a 0.5V V.sub.t. Persons of ordinary skill in the art will readily understand that a similar plot can easily be developed for a p-channel transistor to help select an operating point.

(21) In operation, as indicated above, one of ReRAM devices 12 and 14 will be set to its on state and the other will be set to its off state. Depending on which one of the ReRAM devices 12 and 14 is on and which one is off switch node 20 will either be pulled up to the voltage on BL 16 or pulled down to the voltage on BL! 18.

(22) The gate of a switch transistor 22 is coupled to switch node 20. The drain of the switch transistor is connected to a first programmable node 24 and the source of the switch transistor is connected to a second programmable node 26. The first programmable node 24 can be connected to the second programmable node 26 by turning on the switch transistor 22.

(23) If ReRAM device 12 is in its on state and ReRAM device 14 is in its off state, switch node 20 is pulled up to the voltage on BL 16, and switch transistor 22 will be turned on, if ReRAM device 12 is in its off state and ReRAM device 14 is in its on state, switch node 20 is pulled down to the voltage on BL! 18, and switch transistor 22 will be turned off. Persons of ordinary skill in the art will note that the entire potential between one of (BL) 16 and (BL!) 18 and the switch node 20 will not exist across the off state ReRAM device but will be shared across the one of ReRAM devices 12 and 14 that is in the off state and the one of p-channel transistor 82 and n-channel transistor 84 connected between it and the one of bitlines (BL) 16 and (BL!) 18 with which it is associated.

(24) The offstate leakage in some ReRAM devices is a strong function of the reverse or off state voltage applied to the structure. The p-channel transistor 82 and n-channel transistor 84 serve to reduce the offstate voltage across the ReRAM devices to which they are directly connected to minimize the leakage. When ReRAM device 12 is in its off state and ReRAM device 14 is in its on state, the source of n-channel transistor 84 is at the voltage on bitline BL! (e.g., 0V) and its gate is at the voltage provided at bias voltage node 88, which for ease of understanding is shown as an exemplary 0.75V. Under these conditions, n-channel transistor 84 is turned on hard because its gate-to-source voltage is at the voltage of bias voltage node 88, and switch node 20 is pulled down to the voltage of bitline BL! (e.g., 0V). As a result, switch node 20 is pulled down to the voltage at bitline BL! (e.g., 0V). The gate of p-channel transistor 82 is at the voltage of bias voltage node 86, shown as an exemplary 0.75V. The source of p-channel transistor 84 is at around 1V more or less because the 1.5V between the bitline BL 16 and the switch node 20 is divided across the off-state ReRAM device 12 and the p-channel transistor 82 such that no more than about 0.25 to 0.5V more or less is across ReRAM device 12 to maintain the leakage current at, or below, the target maximum. Under these conditions the gate-to-source voltage of p-channel transistor 82 is only about 0.25V more or less and p-channel transistor 82 is operating in its subthreshold region as explained above in relation to FIG. 3B.

(25) When ReRAM device 12 is in its on state and ReRAM device 14 is in its off state, the source of p-channel transistor 82 is at the voltage on bitline BL (e.g., 1.5V) and its gate is at the voltage provided at bias voltage node 88, which for ease of understanding is shown as an exemplary 0.75V. Under these conditions, p-channel transistor 82 is turned on hard because its gate-to-source voltage is 0.75V, i.e. the voltage of bias voltage node 88 less the voltage at bitline BL 16 (e.g. 1.5V), and switch node 20 is pulled up to the voltage on bitline BL. The gate of n-channel transistor 84 is at the voltage of bias voltage node 88, shown as an exemplary 0.75V. The source of n-channel transistor is at 0.5V more or less because the 1.5V between the bitline BL! 18 (0V) and the switch node 20 (1.5V) is divided across the off-state ReRAM device 14 and the n-channel transistor 84 such that only about 0.25 to 0.5V more or less is across ReRAM device 14 to maintain the leakage current at, or below, the target maximum. Under these conditions the gate-to-source voltage of n-channel transistor 84 is only around 0.25V more or less and n-channel transistor 84 is operating in its subthreshold region as explained above in relation to FIG. 3B.

(26) The bias voltage for bias voltage nodes 86 and 88 are set responsive to the inherent off-state resistance of the associated ReRAM device 12 or 14 so as to achieve the desired off-state potential thereacross, particular such that only about 0.25V to 0.5V, more or less, is across ReRAM device 12 or 14.

(27) Persons of ordinary skill in the art will appreciate that the voltage values used in the above description of the operation of the ReRAM memory cell 80 are nominal values presented for the purposes of illustration.

(28) Referring now to FIGS. 4A and 4B together, a cross-sectional view in FIG. 4A and a top view in FIG. 4B together show an illustrative semiconductor layout for a ReRAM cell 80 like that shown in FIG. 3A. Persons of ordinary skill in the art will appreciate that the layout shown in FIG. 4A and FIG. 4B is only one non-limiting example and that other layouts of the ReRAM cell of the present invention are possible and are intended to be within the scope of the present invention.

(29) ReRAM cell 80 is formed in a semiconductor substrate 90, which, as understood by persons of ordinary skill in the art, could be a substrate or a well region formed within a semiconductor substrate on t which the integrated circuit containing it is fabricated. In the example shown in FIG. 4A, the substrate 90 is a p-type substrate.

(30) ReRAM devices 12 and 14 are connected as a push-pull ReRAM cell. The ReRAM device 12 is formed on a segment 92 of a lower metal layer in the integrated circuit. The other end of ReRAM device 12 is connected to a bitline (BL) formed from a segment 94 of an upper metal layer by an inter-metal via 96. In the embodiment shown in FIG. 4A the upper and lower metal layers are a first metal interconnect layer (M1) and a second metal interconnect layer (M2) although persons of ordinary skill in the art will understand that this is not critical to the invention.

(31) The transistors for the ReRAM cell 80 are formed in the substrate 90 and are separated from one another by isolations regions, shown as shallow trench isolation (STI) regions 98. P-channel transistor 82 is formed in n-well 100 (which is biased at the highest voltage in the circuit so as to never become forward biased) and has a source 102 connected to the metal segment 92 by via 104. The drain 106 of p-channel transistor 82 is connected to a segment 108 of the lower metal layer by a via 110. Segment 108 forms a part of the switch node 20 (FIG. 3A) of the ReRAM cell 90. The gate of p-channel transistor 82 is formed from polysilicon line 112 that is connected to a Bias 1 node to bias p-channel transistor 82 at about 0.75 V with respect to its source when the ReRAM memory cell is operated at a supply voltage of about 1.5V, as described above.

(32) The ReRAM device 14 is formed on a segment 114 of the lower metal layer (M1) in the integrated circuit. The other end of ReRAM device 14 is connected to a bitline (BL!) formed from a segment 116 of the upper metal layer (M2) by an inter-metal via 118.

(33) Segment 114 is connected to the source 120 of the n-channel transistor 84 by a via 122. The drain 124 of the n-channel transistor 84 is connected to the segment 108 by via 126. The gate of n-channel transistor 84 is formed from a polysilicon line 128 that is connected to a Bias 2 node to bias n-channel transistor 84 at about 0.75 V with respect to its source when the ReRAM memory cell is operated at a supply voltage of about 1.5V, as described above.

(34) The switch transistor 22 of ReRAM cell 80 has a channel region 130 underneath its gate which is formed from a polysilicon segment 132. Polysilicon segment 132 is connected to metal segment 134 by via 136. As shown in FIG. 4B, segment 134 is connected to segment 108 and may be part of a single metal line.

(35) N-channel programming transistor 28 has its source 138 connected to metal segment 140 by a via 142, serving as the word line source (WLS) 32 of the ReRAM cell 80. The drain 144 of programming transistor 28 is connected to metal segment 146 by a via 148. As shown in FIG. 4B, segment 146 is also connected to segments 108 and 134 and may be part of a single metal line 150 that constitutes the switch node 20. The gate of n-channel programming transistor 28 is formed from polysilicon line 152 that forms the word line 30 of the n-channel programming transistor 28.

(36) Referring now to FIG. 5, a schematic diagram depicts four illustrative ReRAM cells in an array to show a method for programming and erasing the ReRAM cells. The cells are identified by row and column location, R1C1 being the cell in the first row and first column, R1C2 being the cell in the first row second column, R2C1 being the cell in the second row and first column, and R2C2 being the cell in the second row second column.

(37) The table of FIG. 6 shows the voltages to apply to the column lines, bit lines and word lines to perform the operations associated with each column of the table. The reference numeral designations used for the elements in FIG. 5 are the reference numerals used for these elements in FIG. 3A, followed by -x-y where x is the row of the array containing the element and y is the column of the array containing the element.

(38) The voltages listed in FIG. 6 are nominal values and may vary in different designs as a function of the technology used. For example, 2.5V is applied to one of WL1 and WL2 for certain operations. The voltage actually necessary to perform these operations depends on the V.sub.t of the programming transistors 28 (e.g., about 0.4V) and will therefore normally be less than 2.5V, but 2.5V is chosen because it is a voltage that usually present anyway in the integrated circuit and so is a convenient choice. The same is true for the 1.8V voltage values, which are normally present in integrated circuits, 1.8V being a typical voltage available to overdrive transistor gates to eliminate the V.sub.t voltage drop across a turned on transistor.

(39) Before programming any of the ReRAM cells, they are all erased by placing both of the ReRAM devices in the ReRAM cells to their off states.

(40) Column A represents the voltages applied to erase (turn off) all upper ReRAM devices in the cells. When the voltages listed in column A of the table are applied to the array of FIG. 5, each of the programing transistors 28-1-1, 28-1-2, 28-2-1, and 28-2-2 in the four ReRAM memory cells R1C1, R1C2, R2C1, and R2C2 has 0V on its source and 1.8V on its gate and is turned on, placing each switch node 22-1-1, 22-1-2, 22-2-1, and 22-2-2 at 0V. The upper bitlines BL1 and BL2 each have 1.8V on them. Thus, the upper ReRAM devices 12-1-1, 12-1-2, 12-2-1, and 12-2-2 each have 1.8V across them, allowing current to flow through them to draw ions out of the electrolyte layer back to the ion source layer. The lower bitlines BL1! and BL2! each have 0V on them. Thus, the lower ReRAM devices 14-1-1, 14-1-2, 14-2-1, and 14-2-2 each have 0V across them, thus not allowing any current to flow through them.

(41) Column B represents the voltages applied to erase all lower ReRAM devices in the cells. When the voltages listed in column B of the table are applied to the array of FIG. 5, each of the programing transistors 28-1-1, 28-1-2, 28-2-1, and 28-2-2 in the four ReRAM memory cells R1C1, R1C2, R2C1, and R2C2 has 1.8V on its source and 2.5V on its gate and is turned on, placing each switch node 22-1-1, 22-1-2, 22-2-1, and 22-2-2 at 1.8V. The lower bitlines BL1! and BL2! each have 0V on them. Thus, the lower ReRAM devices 14-1-1, 14-1-2, 14-2-1, and 14-2-2 each have 1.8V across them, allowing current to flow through them to draw ions out of the electrolyte layer back to the ion source layer. The upper bitlines BL1 and BL2 each have 1.8V on them. The upper ReRAM devices 12-1-1, 12-1-2, 12-2-1, and 12-2-2 thus each have 0V across them, not allowing any allowing current to flow through them.

(42) Once all of the ReRAM cells have been erased, each ReRAM cell may be programmed to turn it on thereby turning on its associated switch transistor or to turn it off thereby turning off its associated switch transistor. As described below, the programming is accomplished responsive to the proper bias of the bitlines, word lines and respective programming transistor.

(43) Column C represents the voltages applied to turn on the ReRAM cell at R1C1 by turning on the upper ReRAM device 12-1-1 in that cell to pull up the switch node to turn on the switch transistor. When the voltages listed in column C of the table are applied to the array of FIG. 5, programming transistor 28-1-1 has 1.8V on its source, 2.5V on its gate and will be turned on, driving the switch node 22-1-1 in ReRAM cell R1C1 to 1.8V. Bitline BL1 has 0V on it, and ReRAM device 12-1-1 will therefore have a voltage of 1.8V across it, the bottom end being more positive than the top end. This is the condition for programming ReRAM device 12-1-1. ReRAM device 14-1-1 will also have a voltage of 1.8V across it, but the bottom end is more negative than the top end and therefore ReRAM device 14-1-1 will not be programmed.

(44) Programming transistor 28-1-2 has 0V on its source, 2.5V on its gate and will be turned on, driving the switch node 22-1-2 in ReRAM cell R1C2 to 0V. Because BL2 and BL2! both have 0V on them, both ReRAM devices 12-1-2 and 14-1-2 in ReRAM cell R1C2 will have 0V across them and will not be programmed.

(45) Programming transistors 28-2-1 and 28-2-2 each has 0V on its gate and will be turned off. The switch nodes 22-2-1 and 22-2-2 in ReRAM cells R2C1 and R2C2 will be either floating or at the potential on both bitlines BL2 and BL2! if one of the ReRAM devices in those cells has been programmed. Since bitlines BL2 and BL2! are both at 0V, no ReRAM devices in cells R2C1 and R2C2 in the second row of the array will be programmed.

(46) Column D represents the voltages applied to turn off the ReRAM cell at R1C1 by turning on the lower ReRAM device 14-1-1 in that cell to pull down the switch node 22-1-1 to turn off the associated switch transistor. When the voltages listed in column D of the table are applied to the array of FIG. 5, programming transistor 28-1-1 has 0V on its source, 2.5V on its gate and will be turned on, driving the switch node 22-1-1 in ReRAM cell R1C1 to 0V. Bitline BL!1 has 1.8V on it, and ReRAM device 14-1-1 will have a voltage of 1.8V across it, the bottom end being more positive than the top end. This is the condition for programming ReRAM device 14-1-1. ReRAM device 12-1-1 will also have a voltage of 1.8V across it, but the bottom end is more negative than the top end and therefore ReRAM device 12-1-1 will not be programmed.

(47) Programming transistor 28-1-2 has 1.8V on its source, 2.5V on its gate and will be turned on, driving the switch node 22-1-2 in ReRAM cell R1C2 to 1.8V. Because BL2 and BL2! both have 1.8V on them, both ReRAM devices 12-1-2 and 14-1-2 in ReRAM cell R1C2 will have 0V across them and will not be programmed.

(48) Programming transistors 28-2-1 and 28-2-2 each has 0V on its gate and will be turned off. The switch nodes 22-2-1 and 22-2-2 in ReRAM cells R2C1 and R2C2 will be either floating or at the potential on both bitlines BL2 and BL2! if one of the ReRAM devices in those cells has been programmed. All bitlines are at 1.8V, but because the switch nodes 22-2-1 and 22-2-2 are either floating or at the potential of bitlines BL2 and BL!2, no ReRAM devices in cells R2C1 and R2C2 in the second row of the array will be programmed.

(49) Column E represents the voltages applied to turn on the ReRAM cell at R1C2 by turning on the upper ReRAM device 12-1-2 in that cell to pull up the switch node 22-1-2 to turn on the associated switch transistor. The conditions are similar to those for column C, except that the source of programming transistor 28-1-2 is now at 1.8V and is turned on (and the source of transistor 28-1-1 is now at 0V) and ReRAM device 12-1-2 is programmed because it has 0V at its top end and 1.8V on its bottom end. ReRAM device 14-1-2 will also have a voltage of 1.8V across it, but its bottom end is more negative than its top end and therefore ReRAM device 14-1-2 will not be programmed. Persons of ordinary skill in the art will appreciate that the ReRAM cells in the second row of the array are not programmed for the reasons set forth in the explanation of the column C conditions.

(50) Column F represents the voltages applied to turn off the ReRAM cell at R1C2 by turning on the lower ReRAM device 14-1-2 in that cell to pull down the switch node 22-1-2 to turn off the associated switch transistor. When the voltages listed in column F of the table are applied to the array of FIG. 5, programming transistor 28-1-2 has 0V on its source, 2.5V on its gate and will be turned on, driving the switch node 22-1-2 in ReRAM cell R1C2 to 0V. Bitline BL2! has 1.8V on it, and ReRAM device 14-1-2 will have a voltage of 1.8V across it, since bitline BL2 has 1.8V on it, the bottom end being more positive than the top end. This is the condition for programming ReRAM device 14-1-2. ReRAM device 12-1-2 will also have a voltage of 1.8V across it, but the bottom end is more negative than the top end and therefore ReRAM device 12-1-2 will not be programmed.

(51) Programming transistor 28-1-1 has 1.8V on its source, 2.5V on its gate and will be turned on, driving the switch node 22-1-1 in ReRAM cell R1C1 to 1.8V. Because BL1 and BL1! both have 1.8V on them, both ReRAM devices 12-1-1 and 14-1-1 in ReRAM cell R1C1 will have 0V across them and will not be programmed.

(52) Programming transistors 28-2-1 and 28-2-2 each has 0V on its gate and will be turned off. The switch nodes 22-2-1 and 22-2-2 in ReRAM cells R2C1 and R2C2 will be either floating or at the potential on both bitlines BL1 and BL1! if one of the ReRAM devices in those cells has been programmed. All bitlines are at 1.8V, but because the switch nodes 22-2-1 and 22-2-2 are either floating or at the potential of bitlines BL1 and BL2!, no ReRAM devices in cells R2C1 and R2C2 in the second row of the array will be programmed.

(53) Column G represents the voltages applied to turn on the ReRAM cell at R2C1 by turning on the upper ReRAM device 12-2-1 in that cell to pull up the switch node 22-2-1 to turn on the associated switch transistor. Column H represents the voltages applied to turn off the ReRAM cell at R2C1 by turning on the lower ReRAM device 14-2-1 in that cell to pull down the switch node 22-2-1 to turn off the associated switch transistor. Column I represents the voltages applied to turn on the ReRAM cell at R2C2 by turning on the upper ReRAM device 12-2-2 in that cell to pull up the switch node 22-2-2 to turn on the associated switch transistor. Column J represents the voltages applied to turn off the ReRAM cell at R2C1 by turning on the lower ReRAM device 14-2-2 in that cell to pull down the switch node 22-2-1 to turn off the associated switch transistor. From the conditions described with reference to columns C through F for programming the ReRAM cells in the first row of the array to either their on or off states, persons of ordinary skill in the art will readily appreciate from FIG. 5 and FIG. 6 how the programming of ReRAM cells R2C1 and R2C2 in the second row of the array is accomplished.

(54) Referring now to FIG. 7A, a schematic diagram shows another illustrative embodiment of a push-pull ReRAM cell 160 in accordance with the present invention. The ReRAM cell 160 is similar to the ReRAM cell 80 of FIG. 3A and reference numerals designating features of ReRAM cell 160 that are the same as features in the ReRAM cell 80 of FIG. 3A will be designated using the same reference numerals used in FIG. 3A.

(55) ReRAM cell 160 includes a first ReRAM device 12 having a first end coupled to bitline BL 16. A p-channel transistor 82 is coupled in series with a second end of first ReRAM device 12 and has its source connected to the second end of ReRAM device 12. The drain of p-channel transistor 82 is connected to a switch node 20.

(56) A second ReRAM device 14 has a first end coupled to bitline BL! 18. An n-channel transistor 84 is coupled in series with a second end of second ReRAM device 14 and has its source connected to the second end of ReRAM device 14. The drain of n-channel transistor 84 is connected to the switch node 20. Persons of ordinary skill in the art will appreciate that the value of the potentials applied to (BL) 16 and (BL!) 18 will be selected as a function of the particular feature size and other aspects of the technology employed. Typical operating voltages that are applied to (BL) 16 and (BL!) 18 are 1.5V and 0V, respectively.

(57) The gate of p-channel transistor 82 is connected to bias voltage node 86 to bias the gate with respect to its source. The gate of n-channel transistor 84 is connected to bias voltage node 88 to bias the gate with respect to its source. As with the ReRAM cell 80 of FIG. 3A, the bias voltages for the p-channel transistor 82 and n-channel transistor 84 to be applied to the respected bias voltage nodes 86 and 88 should be respectively chosen at design time to set the conductance of each of the p-channel and n-channel transistors so that each of ReRAM device 12 and ReRAM device 14 will have a voltage potential thereacross so as to achieve the target maximum off-stage leakage current, the voltage potential being between 0.25V to 0.5V more or less at the target off state current leakage when it is in its off state, This bias voltage is nominally about 0.75V with respect to the source of the transistor for the voltages of 1.5V and 0V mentioned above, but, as noted, will vary given individual devices and processes and target maximum off-stage leakage current.

(58) The difference between ReRAM cell 160 and ReRAM cell 80 of FIG. 3A is that in the ReRAM cell 80 of FIG. 3A, a single programming transistor 28 has a gate coupled to a word line (WL) 30, the drain of programming transistor 28 is connected to switch node 20 and its source is connected to a word line source (WLS) 32. In the ReRAM cell 160 of FIG. 7A, a pair of programming transistors 28a and 28b are employed. As illustrated in FIG. 7A, programming transistor 28a is an n-channel transistor having its gate coupled to a word line (WL) 30, its drain coupled to the second end of ReRAM device 12, and its source coupled to a word line source (WLS) 32. Programming transistor 28b is an n-channel transistor having its gate coupled to the word line (WL) 30, its drain coupled to the second end of ReRAM device 14, and its source coupled to the word line source (WLS) 32. Other variations of this circuit are intended to fall within the scope of the present invention, and include embodiments where programming transistors 28a and 28b are both p-channel transistors (as illustrated in FIG. 7B), where programming transistor 28a is a p-channel transistor and programming transistor 28b is an n-channel transistor (as illustrated in FIG. 7C), and where programming transistor 28a is an n-channel transistor and programming transistor 28b is a p-channel transistor (as illustrated in FIG. 7D).

(59) ReRAM cell 160 is larger than ReRAM cell 80, as it requires another programming transistor, but has the advantage that the cell can be programmed and erased using a current path that does not include the p-channel and n-channel bias transistors 82 and 84, and switch node 20, allowing higher currents to be used during programing. The bias of switch node 20 is irrelevant during programming and erasing. During programming, the cell to be programmed or erased is selected using the WL and WLS lines 30 and 32, and the choice of which of ReRAM devices 12 and 14 is to be programmed or erased is selected by applying the appropriate voltages to bitlines BL 16 and BL! 18.

(60) While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art that many more modifications than mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.