Low temperature poly-silicon transistor array substrate and fabrication method thereof, and display device

Abstract

The embodiments of the present invention disclose a low temperature poly-silicon (LTPS) transistor array substrate and a method of fabricating the same, and a display device. The LTPS transistor array substrate comprises a substrate; a poly-silicon semiconductor active region provided on the substrate; a gate insulated from the poly-silicon semiconductor active region; and a dielectric spacer region provided on a side wall of the gate, wherein a portion of the poly-silicon semiconductor active region corresponding to the dielectric spacer region comprises a buffer region, and the dielectric spacer region surrounds the side wall of the gate and covers the buffer region.

Claims

1. A low temperature poly-silicon transistor array substrate, comprising: a substrate; a poly-silicon semiconductor active region provided on the substrate; a gate insulated from the poly-silicon semiconductor active region; and a dielectric sidewall spacer provided on a side wall of the gate, but not covering the top surface of the gate, wherein a portion of the poly-silicon semiconductor active region corresponding to the dielectric sidewall spacer comprises a buffer region, and the dielectric sidewall spacer surrounds the side wall of the gate and covers the buffer region; the gate is made of metal, and the dielectric sidewall spacer covers the entire side wall of the gate made of metal; the low temperature poly-silicon transistor array substrate further comprises a source-drain extension region provided at a side of the buffer region far away from the poly-silicon semiconductor active region, wherein the source-drain extension region comprises a small amount of dopant ions, and projections of the dielectric sidewall spacer and the source-drain extension region on the substrate do not overlap; and the low temperature poly-silicon transistor array substrate further comprises a source-drain doping region provided at a side of the source-drain extension region far away from the poly-silicon semiconductor active region, wherein the source-drain doping region comprises a large amount of dopant ions.

2. The low temperature poly-silicon transistor array substrate of claim 1, further comprising a gate insulating layer that is provided between the gate and the poly-silicon semiconductor active region and has the same pattern as the gate.

3. The low temperature poly-silicon transistor array substrate of claim 1, wherein a maximum length of the dielectric sidewall spacer from a side close to the gate to a side far away from the gate is in the range of 0.1 m to 1 m.

4. The low temperature poly-silicon transistor array substrate of claim 1, wherein the dielectric sidewall spacer comprises at least one layer of dielectric material.

5. The low temperature poly-silicon transistor array substrate of claim 4, wherein the dielectric material comprises silicon oxide or silicon nitride.

6. A display device, comprising the low temperature poly-silicon transistor array substrate of claim 1.

7. The low temperature poly-silicon transistor array substrate of claim 1, wherein the dopant ions of the source-drain extension region are arsenic ions.

8. The low temperature poly-silicon transistor array substrate of claim 1, wherein concentration of impurity ions in the buffer region is smaller than concentration of impurity ions in the source-drain extension region but larger than concentration of impurity ions in the poly-silicon semiconductor active region, the concentration of impurity ions in the source-drain extension region is smaller than concentration of impurity icons in the source-drain doping region, and the concentration of impurity ions in the buffer region gradually decreases along a direction towards the center of the poly-silicon semiconductor active region to form a concentration gradient of impurity ions.

9. The low temperature poly-silicon transistor array substrate of claim 1, a projection of the buffer region on a plane perpendicular to the substrate is rectangular-shaped.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 is a schematic structure diagram of an NMOS region of an LTPS transistor array substrate in the prior art.

(2) FIG. 2 is a schematic structure diagram of a PMOS region of an LTPS transistor array substrate in the prior art.

(3) FIG. 3 is a schematic structure diagram of an NMOS region of an LTPS transistor array substrate according to an embodiment of the present invention.

(4) FIG. 4 is a schematic structure diagram of a PMOS region of an LTPS transistor array substrate according to an embodiment of the present invention.

(5) FIG. 5 is a schematic structure diagram of an LTPS transistor array substrate after forming a poly-silicon semiconductor active region according to an embodiment of the present invention.

(6) FIG. 6 is a schematic structure diagram of the LTPS transistor array substrate after depositing a gate insulating layer according to the embodiment of the present invention.

(7) FIG. 7 is a schematic structure diagram of the LTPS transistor array substrate after forming patterns of the gate insulating layer and a gate according to the embodiment of the present invention.

(8) FIG. 8 is a schematic structure diagram of the LTPS transistor array substrate after forming a dielectric spacer region according to the embodiment of the present invention.

(9) FIG. 9 is a schematic structure diagram of the LTPS transistor array substrate after a first ion implantation according to the embodiment of the present invention.

(10) FIG. 10 is a schematic structure diagram of the LTPS transistor array substrate after a second ion implantation according to the embodiment of the present invention.

DETAIL DESCRIPTION OF THE EMBODIMENTS

(11) To make those skilled in the art understand the technical solutions of the present invention better, the present invention skill be further described in detail as below in conjunction with the accompanying drawings and specific implementations.

(12) As shown in FIG. 3 and FIG. 4, the embodiments of the present invention provide an LTPS transistor array substrate, comprising: a substrate 1; a poly-silicon semiconductor active region 2 provided on the substrate 1; a gate 4 provided to be insulated from the poly-silicon semiconductor active region 2; and a dielectric spacer region 7 provided on a side wall of the gate 4. The dielectric spacer region 7 surrounds the side wall of the gate 4 and covers end portions of the poly-silicon semiconductor active region 2, and portions of the poly-silicon semiconductor active region 2 corresponding to the dielectric spacer region 7, i.e., the end portions, comprise a buffer region 8.

(13) In addition, the LTPS transistor array substrate may further comprise a gate insulating layer 3, which is provided between the gate 4 and the poly-silicon semiconductor active region 2 and has the same pattern as the gate 4. In this case, the gate insulating layer 3 and the gate 4 may be formed by one patterning process, thus reducing damage to the gate insulating layer 3 caused by etching, and reducing interface defect between the gate insulating layer 3 and the poly-silicon semiconductor active region 2.

(14) In addition, referring to FIG. 3, an NMOS region of the LTPS transistor array substrate may further comprise a source-drain extension region 5 provided at each of both sides of the poly-silicon semiconductor active region 2, i.e., at a side of the buffer region 8 far away from the poly-silicon semiconductor active region 2. The source-drain extension region 5 may be formed by implanting small amount of P-type or N-type dopant ions, in order to prevent the generation of hot carriers. In addition, the LTPS transistor array substrate may further comprise a source-drain doping region 6 provided at a side of the source-drain extension region 5 far away from the poly-silicon semiconductor active region 2, and the source-drain doping region 6 may be formed by implanting large amount of dopant ions.

(15) On the other hand, referring to FIG. 4, a PMOS region of the LTPS transistor array substrate may further comprise a source-drain doping region 6 provided at each of both sides of the poly-silicon semiconductor active region 2, i.e., a side of the buffer region 8 far away from the poly-silicon semiconductor active region 2, and the source-drain doping region 6 may be formed by implanting large amount of dopant ions.

(16) In the LTPS transistor array substrate of the embodiment of the present invention, since the dielectric spacer region 7 is formed on the side wall of the gate 4, and the buffer region 8 is formed in the portion of the poly-silicon semiconductor active region 2 corresponding to the dielectric spacer region 7, the concentration of the impurity ions in the buffer region 8 may be smaller than that in the source-drain extension region 5 or the source-drain doping region 6 at the outer side thereof (i.e., the side far away from the poly-silicon semiconductor active region 2), and may be larger than that in the poly-silicon semiconductor active region 2 on the inner side thereof (the side close to the poly-silicon semiconductor active region 2), and the buffer region 8 can further reduce the electric field between a junction and a channel region, and separate a position with maximum electric field in the junction from a path with maximum current in the channel, in order to prevent the generation of the hot carriers.

(17) A maximum length of the dielectric spacer region 7 from a side close to the gate 4 to a side far away from the gate 4 is in the range of 0.1 m to 1 m. If the length thereof is too small, it cannot prevent the generation of the hot carriers, and if the length is too large, the source and drain cannot be connected.

(18) The dielectric spacer region 7 comprises at least one layer of dielectric material. That is, the dielectric spacer region 7 may comprise a dielectric material obtained by depositing multiple layers. The specific number and thickness of the layers are not limited herein.

(19) The dielectric material may be silicon oxide or silicon nitride. The dielectric spacer region 7 may be formed by depositing silicon oxide or silicon nitride only, or by depositing both of them sequentially or simultaneously. It should be understood that, other dielectric materials in the prior art may also be used.

(20) It should be understood that, the LTPS transistor array substrate may further comprise other necessary functional layers, such as a planarization layer, a pixel electrode, various peripheral metal wires, and the like, which are not elaborated here.

(21) As shown in FIGS. 5 to 10, the embodiments of the present invention further provide a method for fabricating the above described LTPS transistor array substrate, and the method comprises steps 1 to 5 as below.

(22) Step 1 comprises forming a poly-silicon semiconductor active layer on a substrate.

(23) As shown in FIG. 5, an amorphous silicon layer is deposited on the substrate 1, then dehydrogenation treatment is performed, and crystallization treatment is performed on the amorphous silicon layer by a laser annealing process, a metal induced crystallization process, a solid phase crystallization process, etc., so as to form the poly-silicon semiconductor active layer.

(24) Step 2 comprises forming a gate insulating layer on the poly-silicon semiconductor active layer.

(25) As shown in FIG. 6, the gate insulating layer 3 is deposited by a PEVCD method, and the specific method belongs to the prior art and is not elaborated here.

(26) Step 3 comprises forming a gate on the gate insulating layer.

(27) As shown in FIG. 7, a gate metal layer is formed on the gate insulating layer 3 by a sputtering process, and then patterns of the grate 4 and the gate insulating layer 3 are formed by one patterning process. In this way, the insulating layer may be prevented from being influenced too much by etching during the patterning process, so as to prevent the generation of interface detect on an interface in contact with the poly-silicon semiconductor active region 2.

(28) Step 4 comprises forming a dielectric spacer region on a side wall of the gate.

(29) In this step, one or more dielectric material layers are conformally deposited on the substrate formed with the gate 4 by a plasma chemical vapor deposition (PEVCD) method, i.e., the dielectric material layer(s) are deposited on an upper surface of the poly-silicon semiconductor active layer and the side wall and an upper surface of the gate 4, and the dielectric material may be silicon oxide or silicon nitride. It should be understood that, other dielectric material(s) in the prior art may also be used.

(30) Next, as shown in FIG. 8, a patterning process is performed on the dielectric material layer(s) to form the dielectric spacer region 7 on the side wall of the gate 4, and a maximum length of the dielectric spacer region 7 from amide close to the gate 4 to a side far away from the gate 4 is in the range of 0.1 m to 1 m. The dielectric spacer region 7 surrounds the side wall of the gate 4 and covers end portions of the poly-silicon semiconductor active region 2. The dielectric spacer region 7 may further protect side walls of the gate insulating layer 3 and the gate 4 from being damaged during subsequent fabrication processes of functional layers.

(31) Step 5 comprises forming a buffer region by ion implantation doping.

(32) As shown in FIG. 9, after the pattern of the dielectric spacer region 7 is formed, a poly-silicon semiconductor active region 2 is defined in portions of the poly-silicon semiconductor active layer corresponding to the gate 4 and the dielectric spacer region 7 by ion implantation doping, and a buffer region 8 is formed in a portion of the poly-silicon semiconductor active region 2 corresponding to the dielectric spacer region 7.

(33) Specifically, the substrate 1 is doped by using the gate as a mask to shield the poly-silicon semiconductor active region 2. For an N-type metal-oxide-semiconductor (NMOS) transistor, a source-drain extension region 5 (comprising a formed low-energy shallow junction) is formed by implanting medium or low dose of arsenic ions, in this case, the buffer region 8 is formed in a corresponding portion of the poly-silicon semiconductor active region 2 due to shielding of the dielectric spacer region 7, the concentration of arsenic ions in the buffer region 8 gradually decreases along a direction towards the center of the poly-silicon semiconductor active region 2, so as to form a concentration gradient of arsenic ions, which is more conducive to preventing the generation of hot carriers.

(34) In addition, for the NMOS region, the method further comprises a step of forming a source-drain doping region by implanting large dose of ions.

(35) As shown in FIG. 10, for the NMOS region, the source-drain doping region 6 is formed at a side of the source-drain extension region 5 far away from the poly-silicon semiconductor active region 2 by implanting large dose of ions (i.e., source-drain implanting).

(36) In addition, for a P-type metal-oxide-semiconductor (PMOS) transistor region, a source-drain doping region 6 may be directly formed on each of both sides of the poly-silicon semiconductor active region 2 (i.e., a side of the buffer region far away from the poly-silicon semiconductor active region 2) by implanting large dose of ions, in this case, the buffer region 8 is formed in a corresponding portion of the poly-silicon semiconductor active region 2 due to shielding of the dielectric spacer region 7, and the concentration of arsenic ions in the buffer region 8 gradually decreases along a direction towards the center of the poly-silicon semiconductor active region 2 to form an ion concentration gradient, which is more conducive to preventing the generation of hot carriers.

(37) It should be understood that, the doping method and the dopant ions both fall into the scope of the prior art, and are not elaborated here.

(38) In addition, the method may further comprise steps of sequentially fabricating other necessary functional layers of the LTPS transistor array substrate, and the fabrication methods of these necessary functional layers belongs to the prior art, and are not elaborated here.

(39) The embodiments of the present invention further provide a display device, which comprises the above described LTPS transistor array substrate.

(40) It should be understood that, the foregoing implementations are exemplary implementations merely used for describing the principle of the present invention, but the present invention is not limited thereto. For a person of ordinary skill in the art, various variations and improvements may be made without departing from the spirit and essence of the present invention, and those variations and improvements should also be regarded as falling within the protection scope of the present invention.