ADAPTIVE VOLTAGE SCALING SYSTEM FOR OUT OF CONTEXT FUNCTIONAL SAFETY SoC

Abstract

The optimal operating voltage of a complex SoC may be influenced by process variations. The operating voltages may be dynamically adjusted for optimal performance. These adjustments require a dynamic reconfiguration of the voltage monitoring thresholds in the power on reset circuitry of the SoC.

Claims

1. A method of adaptive power scaling during reset on a SoC (System on a Chip) comprising the steps of: masking the power OK signals; programming the power supplies to new voltage levels; delaying for a preset period to allow said voltage levels to stabilize; calculating new thresholds for the voltage comparator circuits; applying said thresholds to said voltage comparators; delaying for a preset period to allow said voltage comparators to stabilize; unmasking said power OK signals; comparing said power supply voltages to said voltage threshold values in said voltage comparators; generating a power on reset signal in said voltage comparators when said power supply voltages are lower than said voltage threshold values in said comparators; generating a master reset signal when one or more of said voltage comparators is generating a power on reset signal.

2. The method of claim 1, wherein: an externally generated power on reset signal is operable to override the power on reset signal generated within the SoC if.

3. An apparatus for adaptive power scaling during reset comprising of: a power on reset circuit operable to mask the power OK signals; program the programmable power supplies to new voltage levels; delay for a preset period to allow said voltage levels to stabilize; calculate new thresholds for the voltage comparator circuits; apply said thresholds to said voltage comparators; delay for a preset period to allow said voltage comparators to stabilize; unmask said power OK signals; compare said power supply voltages to said voltage threshold values in said voltage comparators; generate a power on reset signal in said voltage comparators when said power supply voltages are lower than said voltage threshold values in said comparators; generate a master reset signal when one or more of said voltage comparators is generating a power on reset signal.

4. The apparatus of claim 3, wherein: an externally generated power on reset signal is operable to override the power on reset signal generated within the SoC.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] These and other aspects of this invention are illustrated in the drawings, in which:

[0007] FIG. 1 shows a high level diagram of the reset circuit;

[0008] FIG. 2 is a flow chart of the reset function;

[0009] FIG. 3 shows an implementation of the power OK masking circuitry; and

[0010] FIG. 4 shows a flow chart of the steps involved in the adaptive voltage scaling.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0011] A fully integrated power on reset generation circuitry which can provide continuous voltage monitoring and reset sequencing is shown in FIG. 1. It incorporates control features such as redundancy and diagnostic capabilities which are critical to implement the functional safety feature.

[0012] The apparatus includes internal oscillators, a plurality of voltage detection stages and a power on reset (PoR) sequencer.

[0013] The internal RC oscillator 101 and crystal oscillator 112 are used to generate the clocks required by the power on reset (PoR) sequencer 102 and efuse module 103. The outputs of voltage monitors 104, 105 and 106 are passed through deglitching circuits to filter out false signals such as glitches and noise from the analog sensors.

[0014] The first stage voltage detection circuit 104 is an analog power supply level detectorthis is to ensure that the voltage has reached a threshold level at which analog circuits can safely and reliably operate. The second stage voltage detection circuit 105 is a coarse level detector on analog voltage rails and some critical digital voltage rails, which are required for fine tuning analog sensors for process and temperature variations. The third stage voltage detection circuit 106 is a plurality of more accurate level detectors, which ensures that all voltage rails are operating within specified limits. The circuits implemented in first and second stage do not require any trim values to fine tune the analog circuits for process and temperature variation compensations. The first stage voltage detection circuit 104 controls the reset to the second stage voltage detection circuit 105, and second stage controls the reset to the third stage voltage detection circuit 106. Final master reset signal 108 to the SoC will be a combined version of resets from all 3 stages. This ensures that the device will always receive a reset even if one of the stages is defective therefore providing the required redundancy needed for safety critical applications.

[0015] Once the voltage levels are valid, the second stage voltage detection circuit 105 releases reset to only a small portion of the device which enables the device to initiate the efuse scanning. The efuse block 103 contain analog trim values for the voltage detection circuits implemented in the third stage voltage detection circuit 106 for accurate voltage level monitoring. The third stage holds the reset to the designated voltage domains until it detects proper voltage levels on the rails.

[0016] After the efuse scanning in efuse block 103 is complete, the power on reset (PoR) sequencer 102 applies the trim values read out from the effuse block 103 to the analog circuits for the voltage monitors in the third stage voltage detection circuit 106. The sequencer then enables the voltage monitors for accurate detection of voltage levels on the rails. The sequencer then waits for a power OK (POK) signal 107 response from each individual detector circuit. When all the voltage monitors indicate power OK on the rails, power on reset sequencer 102 waits for all IOs and clock oscillators in the device to stabilize and then de-asserts the reset signal 108 to the designated voltage domain.

[0017] Provision is made for external reset signals 109 and 110 that will override the internally generated resets when selected by selector 111.

[0018] All reset signals are properly level shifted to the destination voltage level with appropriate pull-up or pull-down functions. This is to ensure that if the source voltage dies, the reset signal is still at an appropriate level to put the destination voltage domain in the reset state.

[0019] FIG. 2 shows the steps involved in the reset generation. Block 201 determines if the external PoR is asserted. If not, analog power supply detection is enabled in block 202, followed by coarse PoR detection in block 203. When power supply voltage levels reach valid levels, coarse PoR is deasserted in block 204. The sequencer module now enables the trim effuse scan in block 205. When completion of the scan is determined in block 206, a settling time is introduced in block 207. After the settling time, the fine corrected power on reset signals are enabled in block 208. When all POK (Power OK) signals are valid as determined in block 209, an oscillator settling time is introduced in block 210, followed by the deassertion of the PoR signals.

[0020] If an external power on reset signal is detected in block 201, block 212 introduces a wait until the external power on reset signal is deasserted. Once that is detected, the trim effuse scan is enabled in block 213. Once trim auto load is completed, flow returns to block 211.

[0021] Adaptive Voltage Scaling (AVS) provides mechanism to dynamically adjust voltage settings for a given voltage domain for Process and Temperature variations. To improve performance certain processor/core voltage levels may be overdriven to higher voltages than nominal levels. In lower power modes, these same voltages may be lowered to reduce leakage. However, the voltage monitor's thresholds are set based on nominal voltage at power up stage. To accurately monitor new voltage levels after applying Adaptive Voltage Scaling, the voltage monitoring circuit's thresholds have to be reprogrammed to reflect the voltage changes. This invention provides an apparatus and method to allow re-configuration of the threshold settings which aligns with the new operating voltages for an out of context functional safety SoC.

[0022] To support Adaptive Voltage Scaling (AVS) and new operating voltages, the solution shown allows a safe sequence and circuitry to change the voltage monitor circuit thresholds to correspond to the new settings.

[0023] Prior to re-configuring the new threshold, the power OK signal coming out of that particular voltage monitor circuit must be masked as shown in FIG. 3. This ensures that any glitches coming out of voltage monitor are masked during reconfiguration of the threshold settings. Power OK signals 304, 305 and 306 are masked by reset masks 301, 302 and 303. The masked power OK signals are combined with external reset signal 307, and the final reset signal is generates by reset logic block 309. Timer block 308 is used by reset logic block 309 to implement settling times during the reconfiguration process as required.

[0024] FIG. 4 demonstrates the steps employed to implement the threshold changes. The reconfiguration starts at 401 with the device out of reset in the normal operating mode. When a new voltage setting is required in 402, the power OK signals are masked in 403. The power regulating circuits in programmable power supply 310 are programmed to the new requirements in 404. A delay is set in 405 to allow the new voltages to stabilize, and the new voltage thresholds for the voltage comparators is calculated in 406, and are applied to the voltage comparators in 407. A settling time is applied in 408, followed by unmasking of the power OK signals in 409. As shown in 410, this completes the reconfiguration process.