Radiation detector manufactured by dicing a semiconductor wafer and dicing method therefor
09755098 ยท 2017-09-05
Assignee
Inventors
- Noriyuki Kishi (Okinawa, JP)
- Tatsuhiro Koizumi (Okinawa, JP)
- Hiroyuki Shiraki (Okinawa, JP)
- Mitsuru Tamashiro (Okinawa, JP)
- Masaya Yamamoto (Okinawa, JP)
Cpc classification
H10F39/022
ELECTRICITY
H01L21/78
ELECTRICITY
C30B29/48
CHEMISTRY; METALLURGY
H01L21/463
ELECTRICITY
International classification
H01L21/78
ELECTRICITY
H01L31/115
ELECTRICITY
H01L21/463
ELECTRICITY
C30B29/48
CHEMISTRY; METALLURGY
Abstract
An embodiment relates to a group II-VI semiconductor wafer of a radiation detector, and an embodiment relates to a method for producing same. An embodiment of the present invention provides a group II-VI semiconductor of a radiation detector enabling reduction or restriction of the edge effect (or the end surface effect) and a method for producing same. An embodiment of the present invention provides a radiation detector obtained by half-cutting or full-cutting a group II-VI semiconductor wafer having a zinc blende structure in which the wafer has a {001} plane main surface, and cut planes according to the half-cutting or full-cutting have an angle (0) relative to the slip direction of the wafer.
Claims
1. A group II-VI semiconductor wafer comprising: a zinc blende structure in which the wafer has a {001} plane main surface, and half-cut or full-cut planes, the cut planes having an angle of about 30 or about 60 relative to a slip direction of the wafer.
2. The group II-VI semiconductor wafer of claim 1 wherein the wafer is a CdTe-based compound semiconductor wafer.
3. The group II-VI semiconductor wafer of claim 1, wherein the wafer is for use in a radiation detector of an X-ray imaging device.
4. The group II-VI semiconductor wafer of claim 2, wherein the wafer is for use in a radiation detector of an X-ray imaging device.
5. A method for dicing a group II-VI semiconductor wafer having a zinc blende structure in which the wafer has a {001} plane main surface, comprising: subjecting the wafer to half-cutting or full-cutting at an angle a of about 30 or 60 relative to a slip direction of the wafer.
6. The dicing method of claim 5, wherein the group II-VI semiconductor wafer is a CdTe-based compound semiconductor wafer.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
DETAILED DESCRIPTION OF THE EXAMPLE EMBODIMENTS
(10) One embodiment of the present invention relates to a radiation detector obtained by half-cutting or full-cutting a group II-VI semiconductor wafer having a zinc blende structure in which the wafer has a {001} plane main surface, characterized in that cut planes according to the half-cutting or full-cutting have an angle (0) relative to the slip direction of the wafer; the present invention further relates to an X-ray imaging device employing said radiation detector.
(11) It should be noted that in this instance, a wafer which has a {001} plane main surface includes not only a {001} plane wafer, but also a wafer offset by 10 with respect to the {001} plane. The same applies hereinafter.
(12) A CdTe-based compound semiconductor wafer is more suitable as the group II-VI semiconductor wafer. In addition, the angle is preferably in the range of 30 to 60, and 45 is especially preferred.
(13) An embodiment of the present invention relates to a method for dicing a group II-VI semiconductor wafer having a zinc blende structure in which the wafer has a {001} plane main surface, characterized in that the wafer is subjected to half-cutting or full-cutting at an angle (0) relative to the slip direction of the wafer.
(14) In this instance also, a CdTe-based compound semiconductor wafer is more suitable as the group II-VI semiconductor wafer, and the angle is preferably in the range of 30 to 60, and 45 is especially preferred.
(15) The first mode of embodiment of the present invention provides a dicing method in which a CdTe wafer with a {001} plane orientation, for example, which serves as a group II-VI semiconductor wafer, is diced in the [010] and/or [100] direction, in order to provide a radiation detector which reduces or restricts the edge effects (or end face effect). A detailed description of this will be given below in comparison with a dicing method formed in accordance with technology in current use.
(16) The crystal plane and crystal orientation referred to in the present specification, drawings and claims are expressed as Miller's indices. A plane is represented by ( ) and a group of equal planes is represented by {}. Orientation is represented by [] and a group of equal orientations is represented by <>. Furthermore, a negative number in an orientation expressed with a line above is represented by (minus).
(17)
(18) The wafer 1 is diced along the [112] direction dicing line DL1 and along the [110] direction dicing line DL2 orthogonal to the dicing line DL1 (the solid line arrows in the figure). In the dicing process, defects in terms of stress, damage, slip and dislocation, for example, are produced close to the edges of the detector 2 and may further advance from the edges into the detector 2 (chip). In particular, such defects tend to progress along the {111} slip plane in the <110> direction, such as the [101], [110], [011] etc. directions which intersect each other at 60 (the dotted lines in the figure).
(19)
(20) It is speculated that defects tend to progress in the <110> slip direction in proximity to the dicing direction. In this case, the defects can readily progress into the detector 2 when the angle formed by the dicing direction and the slip direction is 0, but when the angle formed by the dicing direction and the slip direction is 90, progression into the detector 2 is relatively limited. Defects therefore progress more readily into the detector in the [110] dicing direction than the [112] dicing direction, so the abovementioned edge effect (or end face effect) becomes apparent along the [110] dicing direction rather than the [112] dicing direction.
(21)
(22)
(23) When the wafer is diced along the [110] direction dicing line DL1, the angle formed by the [110] dicing direction and the [110] slip direction is 0, while the angle formed with the [110] slip direction is 90. This means that defects can also progress into the detector 2 at orientations of 0 and 90. Likewise, when the wafer is diced along the [110] direction dicing line DL2, the angle formed by the [110] dicing direction and the [110] slip direction is 0, while the angle formed with the [110] slip direction is 90. This means that defects can also progress into the detector 2 at orientations of 0 and 90.
(24) It is speculated that defects tend to progress into the detector 2 when the angle formed by the dicing direction and the slip direction is 0. In this case, defects may easily progress along all dicing directions and the edge effect (or end face effect) becomes apparent close to all four edges of the detector 2.
(25)
(26) Unlike the two associated technologies shown in
(27)
(28) According to the first mode of embodiment, it is possible to limit the progress of defects in all dicing directions. This makes it possible to restrict the edge effect (or end face effect) close to all four edges of the detector 10. The angle of the dicing direction with respect to the cleavage plane or orientation flat (0 and 90) can also be set at an angle other than 45 provided that the same effect as above can be achieved.
(29) The edge effect (or end face effect) close to the detector edges is sufficiently reduced and restricted, so there are advantages in that the uniformity of detection response can be improved over the whole detection region and the radiation detector yield can be increased. Furthermore, the dicing method described in the first mode of embodiment can easily be incorporated into existing processes.
(30) The first mode of embodiment relates to a description concerning a CdTe crystal, but the group II-VI semiconductor which is applied may preferably be a CdTe-based compound semiconductor having a zinc blende structure such as Cd.sub.xZn.sub.1xTe (0x1) or Cd.sub.xMn.sub.1xTe (0x1), in particular. Furthermore, the dicing method in the first mode of embodiment is not limited to a wafer and it may be applied to any object to be diced that has a zinc blende structure. Alternatively, the dicing method may be applied to all kinds of detectors having an electrode structure, such as a planar or pixelated detector, and it may be applied to radiation detectors regardless of whether or not a guard ring is present. The dicing apparatus may employ a conventional dicing saw or it is equally feasible to use another type of cutting tool such as a wire saw or laser. It should be noted that the dicing is not limited to the process for cutting wafers into chips as described above (full-cut dicing) and the process of forming surface grooves (half-cut dicing) is also included, as will be described hereinafter.
(31) The abovementioned matters are also the same in another mode of embodiment to be described below.
(32)
(33)
(34) In the case of the third mode of embodiment also, the angle with respect to one of the cleavage planes {11056 (orientation flat) is set at 45. In other words, the groove lines GL1 and GL2 indicating the half-cut dicing direction for forming the grooves are determined as the [010] direction and [100] direction, as shown by the dotted line arrows in the Figure. In the same way, the dicing line DL1 expressing the full-cut dicing direction is determined as the [010] direction, while the full-cut dicing line DL2 orthogonal to the dicing line DL1 is determined as the [100] direction (solid line arrows). A large number of grooves are formed in the main surface of the wafer 1 by dicing along the groove lines GL1, GL2, and wafers are cut by dicing along the dicing lines DL1, DL2. It should be noted that in
(35) A number of modes of embodiment have been described in relation to the present invention. However various modes of embodiment other than those described above are also feasible, so the invention should be interpreted on the basis of the claims.