Semiconductor Device and Method for Producing a Semiconductor Device

Abstract

A semiconductor device includes a semiconductor body with a front face and a back face, having an active zone located at the front face, a front surface metallization layer having a front face and a back face directed towards the active zone, the front surface metallization layer being provided on the front face of the semiconductor body and being electrically connected to the active zone, and a first barrier layer, including amorphous molybdenum nitride, located between the active zone and the metallization layer. Further, a method for producing such a device is provided.

Claims

1-25. (canceled)

26. A semiconductor device, comprising: a semiconductor body comprising a front face, a back face and an active zone at the front face; a front surface metallization layer comprising a front face and a back face, the front surface metallization layer being disposed over the semiconductor body so that the back face of the front surface metallization layer faces the front face of the semiconductor body and is electrically connected to the active zone; and an upper barrier layer comprising amorphous molybdenum nitride disposed on the front face of the front surface metallization layer.

27. The semiconductor device of claim 26, further comprising a lower barrier layer comprising amorphous molybdenum nitride disposed between the active zone and the front surface metallization layer, wherein the front surface metallization layer is encapsulated by the upper barrier layer and the lower barrier layer.

28. The semiconductor device of claim 27, wherein at least one of the upper barrier layer and the lower barrier layer has a thickness from about 100 nm to about 2 m.

29. The semiconductor device of claim 26, wherein the semiconductor body comprises SiC, Si, (Al)GaN, or GaAs.

30. The semiconductor device of claim 26, wherein the semiconductor device is one of an IGBT, an FET, a diode, a BJT, and a Thyristor.

31. The semiconductor device of claim 26, wherein the front surface metallization layer comprises Cu, Au, Pt, or Fe.

32. A method of manufacturing a semiconductor device, the method comprising: forming an active zone at a front face of a semiconductor body; forming a front surface metallization layer over the semiconductor body so that a back face of the front surface metallization layer faces the front face of the semiconductor body and is electrically connected to the active zone; and forming an upper barrier layer comprising amorphous molybdenum nitride on a front face of the front surface metallization layer opposite the back face.

33. The method of claim 32, further comprising: forming a lower barrier layer comprising amorphous molybdenum nitride between the active zone and the front surface metallization layer.

34. The method of claim 33, further comprising: encapsulating the front surface metallization layer with the upper barrier layer and the lower barrier layer.

35. The method of claim 33, wherein at least one of the upper barrier layer and the lower barrier layer has a thickness from about 100 nm to about 2 m.

36. The method of claim 32, further comprising: structuring the front surface metallization layer prior to forming the upper barrier layer.

37. The method of claim 36, wherein structuring the front surface metallization layer prior to forming the upper barrier layer comprises chemically etching the front surface metallization layer.

38. The method of claim 32, wherein the semiconductor body comprises SiC, Si, GaAs, or (Al)GaN.

39. The method of claim 32, wherein the semiconductor device is one of an IGBT, an FET, a diode, a BJT, and a Thyristor.

40. The method of claim 32, wherein the front surface metallization layer comprises Cu, Au, Pt, or Fe.

41. The method of claim 32, wherein the upper barrier layer is formed by a PECVD process.

42. The method of claim 32, further comprising: forming a polyimide layer on the upper barrier layer.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] The accompanying drawings are included to provide a further understanding of embodiments and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments and together with the description serve to explain principles of embodiments. Other embodiments and many of the intended advantages of embodiments will be readily appreciated as they become better understood by reference to the following detailed. description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.

[0013] FIG. 1 schematically illustrates a vertical cross-section of a semiconductor device according to one or more embodiments.

[0014] FIG. 2 schematically illustrates a vertical cross-section of an intermediate product of a semiconductor device according to one or more embodiments.

[0015] FIG. 3 schematically illustrates a vertical cross-section of a further intermediate product of a semiconductor devices according to one or more embodiments.

[0016] FIG. 4 schematically illustrates a vertical cross-section of a yet further intermediate product of a semiconductor device according to one or more embodiments.

[0017] FIG. 5 schematically illustrates a vertical cross-section of a further intermediate product of a semiconductor device according to one or more embodiments.

[0018] FIG. 6 schematically illustrates a vertical cross-section of a yet further intermediate product of a semiconductor device according to one or more embodiments,

[0019] FIG. 7 schematically illustrates a vertical cross-section of a semiconductor device according to one or more embodiments.

[0020] FIG. 8 schematically illustrates a method according to embodiments.

DETAILED DESCRIPTION

[0021] In the following Detailed Description, reference is made to the accompanying drawings, which form a part hereof, and in which are shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as top, bottom, front, back, leading, trailing, etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may he made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.

[0022] Reference will now he made in detail to various embodiments, one or more examples of which are illustrated in the figures. Each example is provided by way of explanation, and is not meant as a limitation of the invention. For example, features illustrated or described as part of one embodiment can be used on or in conjunction with other embodiments to yield yet a further embodiment. It is intended that the present invention includes such modifications and variations. The examples are described using specific language which should not be construed as limiting the scope of the appending claims. The drawings are not scaled and are for illustrative purposes only. For clarity, the same elements or manufacturing steps have been designated by the same references in the different drawings if not stated otherwise.

[0023] The term horizontal or lateral as used in this specification intends to describe an orientation substantially parallel to a first or main horizontal surface of a semiconductor substrate or body. This can be, for instance, the surface of a wafer or a die.

[0024] The term vertical as used in this specification is intended to describe an orientation which is substantially arranged perpendicular to the first surface, i.e., parallel to a normal direction with respect to a lateral surface of a semiconductor substrate or body.

[0025] Further, the terms active zone and active region of a semiconductor device are used interchangeably herein, as well as passive zone, passive region, peripheral zone, termination region and edge termination region.

[0026] Further, the term semi-isolating as used herein is intended to describe a property of a material which is characterized by a specific electrical resistance of 10.sup.6 cm or greater, more preferred 10.sup.8 cm or greater, even more preferred 10.sup.10 cm or greater.

[0027] Further, the terms peripheral zone and termination zone are used interchangeably.

[0028] In this specification, an n-doped material or region is referred to as having a first conductivity type, while a p-doped material or region is referred to as having a second conductivity type. It goes without saying that the semiconductor devices can be formed with opposite doping relations so that the first conductivity type can be p-doped and the second conductivity type can be n-doped. Furthermore, some Figures illustrate relative doping concentrations by indicating or + next to the doping type. For example, n.sup. means a doping concentration that is less than the doping concentration of an n-doping region while an n.sup.+-doping region has a larger doping concentration than the n-doping region. However, indicating the relative doping concentration does not mean that doping regions of the same relative doping concentration have to have the same absolute doping concentration unless otherwise stated. For example, two different n.sup.+ regions can have different absolute doping concentrations. The same applies, for example, to an n.sup.+ and a p.sup.+ region.

[0029] Embodiments described in this specification may pertain to, without being limited thereto, field effect transistors, and in particular pertain to power field effect transistors. The term field-effect, as used in this specification, is intended to describe the electric-field mediated formation of a conductive channel of a first conductivity type and/or control of conductivity and/or shape of the channel in a semiconductor region of a second conductivity type, typically a body region of the second conductivity type. Due to the field-effect, a unipolar current path through the channel region is formed and/or controlled between a source region or emitter region of the first conductivity type and a drift region of the first conductivity type. The drift region may be in contact with a drain region or a collector region respectively. The drain region or the collector region is in ohmic contact with a drain or collector electrode. The source region or emitter region is in ohmic contact with a source or emitter electrode. Without applying an external voltage between the gate electrode and the source or emitter electrode, the ohmic current path between the source or emitter electrode and the drain or collector electrode through the semiconductor device is broken or at least high-ohmic in normally-off field effect devices. In normally-on field effect devices such as HEMTs (High Electron Mobility Transistors), depletion MOSFETs (Metal Oxide Field Effect Transistors) and normally-on JFETs (Junction-FETs), the current path between the source electrode and the drain electrode through the semiconductor device is typically low-ohmic without applying an external voltage between the gate electrode and the source or emitter electrode.

[0030] In the context of the present specification, the terra field-effect structure is intended to describe a structure formed in a semiconductor substrate or semiconductor device having a gate electrode for forming and or shaping a conductive channel in the channel region. The gate electrode is at least insulated from the channel region by a dielectric region or dielectric layer.

[0031] The terms depleted and completely depleted are intended to describe that a semiconductor region comprises substantially no free charge carriers. Typically, insulated field-plates are arranged close to pn-junctions formed, e.g., between a drift region and a body region. Accordingly, the blocking voltage of the pn-junction and the semiconductor device, respectively, may be increased. The dielectric layer or region that insulates the field-plate from the drift region is in the following also referred to a field dielectric layer or field dielectric region. The gate electrode and the field-plate may be on same electrical potential or on different electrical potential. The field-plate may be on source or emitter potential. Furthermore, a portion of the gate electrode may be operated as field electrode.

[0032] Examples of dielectric materials for forming a dielectric region or dielectric layer between the gate electrode or a field-plate and the drift region include, without being limited thereto, SiO.sub.2, Si.sub.3N.sub.4, SiO.sub.xN.sub.y, Al.sub.2O.sub.3, ZrO.sub.2, Ta.sub.2O.sub.5, TiO.sub.2 and HfO.sub.2, as well as mixtures and/or layers or liners of these materials.

[0033] Embodiments described herein generally have the aim of reducing the described inherent disadvantages of a metallization on a (non-limiting) semiconductor, e.g. comprising Si, by employing an additional continuous barrier in the active area of the chip and around the front surface metallization layer. To this end, it is proposed to provide a barrier layer comprising amorphous molybdenum nitride.

[0034] A semiconductor device 90 according to embodiments, as shown in FIG. 1, comprises a semiconductor body 8 with a front face 10 and a back face 12, having an active zone 14 located at the front face 10. A front surface metallization layer 16, having a front face 18, and a back face 20 directed towards the active zone 14, is provided on the front face 10 of the semiconductor body 8 and is electrically connected to the active zone 14. A first barrier layer 22, comprising amorphous molybdenum nitride, is located between the active zone 14 and the front surface metallization layer 16. The barrier layers 22, 23 are conductive. A second barrier layer 23 comprising amorphous molybdenum nitride is provided on the front face 18 of the front surface metallization layer 16, typically covering also its side flanks. The front surface metallization layer 16 is encapsulated by the first barrier layer 22 and second barrier layer 23. This encapsulation is typically only open at locations where an electrical connection of the front surface metallization layer 16 with an outside is provided, typically by a bonding wire 25. Generally, as used herein, the term encapsulated includes that one or several electrical connection(s), typically bonding wires 25, may lead through the encapsulating second (or upper) barrier layer 23 to or from the front surface metallization layer.

[0035] In embodiments, reactive sputtering of molybdenum in a nitrogen/argon atmosphere may be employed for depositing the barrier layers 22, comprising amorphous molybdenum nitride. Appropriate process conditions for the deposition of barrier layers, or amorphous molybdenum nitride layers, according to embodiments are laid out in the following, wherein the stoichiometry depends on the exact conditions during the deposition. A gas mixture according to embodiments, such as:

N.sub.2/(Ar+N.sub.2) ratio of >0.5(1)

will result in the deposition of amorphous molybdenum nitride layers showing no grain boundaries inherently, which is desirable. These layers can be used as molybdenum nitride with stoichiometry Mo:N 1:1, or occur as a mixed phase of the former compound with Mo.sub.2N.

[0036] Amorphous layers of Mo.sub.2N may in embodiments, in non-limiting examples, be obtained by:

N.sub.2/(Ar+N.sub.2) ratio of 0.15<x<0.5(2)

typically at a sputtering pressure of >10 mTorr.

[0037] Due to the amorphous nature of the layers described in (1) and (2) according to embodiments, the presence of grain boundaries is avoided. It goes without saying that also other process conditions leading to a deposition of amorphous molybdenum nitride layers are regarded to be included by this disclosure. Increased impermeability (in the direction towards the active semiconductor region) results over conventional diffusion barriers against both Cu and other materials commonly used as front side metallization metals and alloys, such as AiCu or AlSiCu, as well as to oxygen and moisture exposition of the outer surface of the front side metallization layer. Moreover, the molybdenum nitride layers according to embodiments provide, due to their low electrical resistivity, a good electrical connection of the active semiconductor region and its environment, such as a module or discrete package. Thus, with only one material system, molybdenum nitride, a number of weaknesses of previous barrier techniques can be overcome, which leads at the same time to a simplification of the production process.

[0038] The first and second barrier layers 22, 23 may have a typical thickness from about 100 nm to about 2 m, more typically from about 200 nm to about 800 nm. In some embodiments, the semiconductor device may comprise SiC. It may be any type of semiconductor device, such as, for example, an IGBT, an FET, a diode, a BJT, and a Thyristor. In embodiments, the semiconductor body 8 comprises a semiconductor material such as SiC, Si, (Al)GaN, or GaAs.

[0039] A method of producing a semiconductor device according to embodiments comprises providing a semiconductor body having a front face and a back face, providing an active zone in the semiconductor body partially located at the front face, and providing a first barrier layer covering the active zone on a front face of the semiconductor body, the barrier layer comprising molybdenum nitride. A front surface metallization layer is provided on the first barrier layer.

[0040] An exemplary method according to embodiments is shown in detail with respect to FIG. 2 to FIG. 7. Thereby, semiconductor device 100 is exemplarily and non-limiting a JFET transistor or transistor array, using SiC as a semiconductor material. It goes without saying that the disclosed methods and concepts can be applied to many types of semiconductor devices.

[0041] The illustrated semiconductor device 100 in FIG. 2 is shown and described as including one or more transistor cells 200, 201, 202. The device in FIG. 2 represents an intermediate product in a production of a device according to embodiments, which will be described with respect to the Figures in the following. The intermediate product device 100 is a transistor structure with JFETs, which is basically produced according to known methods.

[0042] A transistor cell 200, 201, 202 may include one or more transistor devices, depending on the components included in the cell. An example cell is shown bounded by dashed lines that describe the pitch cp of an example cell (from one source contact 122 to the next source contact 122, for example). A transistor structure of semiconductor device 100 may contain one cell or multiple cells. In some implementations, multiple cells y be used together in a transistor structure 100 to minimize cost and die area while maximizing the channel density of the transistor structure 100. In various implementations, a transistor structure 100 may be comprised. of multiple cells that are arranged in rows, matrices, and the like. Accordingly, cells may have various shapes, including strips, polygons, and so forth. In some implementations, cells may have irregular shapes. In various implementations, a transistor device included in a cell may include a substrate layer 102, a drift region 104 (also referred to as a mass, bulk, etc.), a well region, (also called body or buried gate) 106, a source region 108, a channel region 110, a top gate 112, a back gate 114, a current flow region 116 of the drift region 104, one or more metallization layers 118, a drain region 120, a source contact 122, a gate contact 124, and the like. In alternate implementations, a semiconductor device may include alternate or additional components, or may have different boundaries.

[0043] In various implementations, many of the components of a transistor structure 100 may be comprised of a p-type or an n-type semiconductor material, for example. In the implementations, the source region 108, channel region 110, drift region 104, and the substrate 102 may be comprised of the same type of semiconductor material (possibly at different doping levels). The top gate 112 and back gate 106 may be comprised of an opposite type of semiconductor material (possibly at different doping levels). The semiconductor materials may, for example, include regions of silicon, germanium, silicon carbide, gallium nitride, or another material having semiconducting properties.

[0044] Typically, the source contact 122 and the gate contact 124 are of a conductive material, such as a metal, for example. In the implementation, as shown in FIG. 2, the transistor cell 200, 201, 202 include an insulating layer 126 overlying the top gates 112 and the gate contacts 124. Typically, the insulating layer 126 may cover the top components of the transistor cells 200, 201, 202. In various implementations, the insulating layer 126 is comprised of an insulating material, such as a silicon-oxide, silicon dioxide, silicon oxynitride, or some other material which is electrically insulating The source contact 122 is typically not covered by the insulating layer 126, though, for example its end regions may be covered such as exemplarily shown in FIG. 2.

[0045] In FIG. 3, a further intermediate product of device 100 is shown. After etching vias into insulating layer 126, typically an oxide layer, for contacting the source contacts 122 and the gate pads 112, the first barrier layer 22 comprising molybdenum nitride is deposited as described before via sputtering, leading to a continuous conductive first barrier layer 22 on the top of intermediate semiconductor device 100, above the active zone of the cells 200, 201, 202.

[0046] Subsequently, the front side metallization layer 16, in the example of Cu, is deposited insitu, the state after which is shown in FIG. 4, wherein the Cu front side metallization layer 16 has already been structured. This may for example be carried out using a mask and wet etching. Care should be taken that the side flanks of the Cu front side metallization layer do not exceed a certain ramp angle, which might have negative effects on the coverage achieved by the subsequent deposition of the second barrier layer 23.

[0047] Generally, care must be taken that the barrier layers 22, 23 are of sufficient thickness to achieve the aimed barrier effect. On the other hand, the second barrier layer 23, which is shown in FIG. 5, must not be too thick, because it will in a later, subsequent step be pinched in a bonding step. After the deposition of second barrier layer 23, both the first and the second barrier layers 22, 23 are structured employing a further photoresist mask (not shown). This structuring may in embodiments be achieved by dry or wet etching. The intermediate device 100 after the structuring step is shown in FIG. 6.

[0048] Subsequently, the front side is passivated. This may, for example, be achieved by applying photoimide, or by a hard passivation (via silicon oxide or -nitride). After the passivation, in the pad areas (source pad 101, gate pad 102) the passivation has to be removed again. Subsequently, in a backside process the backside of the device 100 is thinned, and a backside contact 107 metallization for drain contact 120 is applied. The semiconductor device 100 after these steps is shown in FIG. 7. The source pad 101 and the gate pad 102 are then contacted by bonding wires, whereby the wires are bonded through the molybdenum nitride barrier layer. The parameters of the bonding process are adapted accordingly.

[0049] In FIG. 8, a method 300 of producing a semiconductor device 90, 100 according to embodiments is schematically shown. The method 300 comprises providing a semiconductor body having a front face and a back face in a block 310, providing an active zone in the semiconductor body located at the front face in a block 320, providing a front surface metallization layer in a block 330, and providing a first barrier layer and a second barrier layer, the layers comprising molybdenum nitride, which encapsulate the front surface metallization layer, in a block 340.

[0050] While in the embodiments described with respect to FIG. 2 to FIG. 7, the semiconductor device 100 is a JFET, the device may in embodiments be any semiconductor device having a pn junction (active region) in the vicinity of a surface. In particular, it may be an IGBT, an FET, a thyristor, a GTO, a JFET, a MOSFET, a compensation MOSFET, a BIT, a diode, and an HEMT.

[0051] The written description above uses specific embodiments to disclose the invention, including the best mode, and also to enable any person skilled in the art to make and use the invention. While the invention has been described in terms of various specific embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the claims. Especially, mutually non-exclusive features of the embodiments described above may be combined with each other. The patentable scope is defined by the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims if they have structural elements that do not differ from the literal language of the claims, or if they include equivalent structural elements with insubstantial differences from the literal languages of the claims.