FIN FIELD EFFECT TRANSISTOR WITH FIELD PLATING

Abstract

An integrated circuit (IC) having a fin field effect transistor (FinFET) includes a substrate with a fin extending from a surface of the substrate. The fin includes a source region, a drain region, a drift region, and field plating oxide layer. The drift region is adjacent the drain region. The field plating oxide layer is on a first side, a second side, and a third side of the drift region.

Claims

1. A method, comprising: forming a fin on a semiconductor surface of a silicon substrate; forming a dielectric layer on the fin; etching the dielectric layer to form a field plating oxide layer on a first side, a second side, and a third side of a drift region of the fin; and forming a field plate on the field plating oxide layer.

2. The method of claim 1, wherein the etching includes wet etching.

3. The method of claim 1, wherein: the dielectric layer is a first dielectric layer; and the method further comprises: forming a second dielectric layer on the fin; and etching the second dielectric layer to form a gate dielectric layer on a first side, a second side, and a third side of a body region of the fin.

4. The method of claim 3, wherein the first dielectric layer is thicker than the second dielectric layer.

5. The method of claim 3, wherein forming the field plate comprises depositing and etching a conductive layer, and wherein a portion of the conductive layer forms a gate region on the gate dielectric layer of the first side, the second side, and the third side of the fin.

6. The method of claim 5, further comprising: forming a drain region about the fin on a first side of the gate region; and forming a source region about the fin on a second side of the gate region, wherein the first side of the gate region is opposite the second side of the gate region.

7. The method of claim 1, further comprising: filling a space about the fin with a dielectric material; and etching the dielectric material to expose a portion of a first side of the fin and a portion of a second side of the fin, wherein the first side of the fin is opposite the second side of the fin.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] For a detailed description of various examples, reference will now be made to the accompanying drawings in which:

[0008] FIG. 1 shows a flow diagram for an example method for fabricating a fin field effect transistor (FinFET) that includes field plating in accordance with the present disclosure;

[0009] FIG. 2 shows an example fin formed on a substrate in accordance with the present disclosure;

[0010] FIG. 3 shows an example of shallow trench isolation applied to the substrate about a fin in accordance with the present disclosure;

[0011] FIG. 4 shows an example drift region and body region of a fin in accordance with the present disclosure;

[0012] FIG. 5 shows a cross-sectional view of an example fin with a dielectric layer, a tetraethoxysilane layer, and a photoresist layer after etching and before removal of the photoresist layer;

[0013] FIG. 6 shows an example of field plating formed on a drift region of a fin in accordance with the present disclosure;

[0014] FIG. 7 shows a cross-sectional view of an example fin with gate dielectric and the field plating in accordance with the present disclosure;

[0015] FIG. 8 shows a perspective view of an example fin with gate dielectric and field plating in accordance with the present disclosure;

[0016] FIG. 9 shows a cross-sectional view of an example fin with a gate region formed over a gate dielectric and a portion of field plating in accordance with the present disclosure; and

[0017] FIG. 10 shows a perspective view of an example fin with a gate region formed on three sides of the fin in accordance with the present disclosure.

DETAILED DESCRIPTION

[0018] Gate field plating is used in planar transistors to increase drain breakdown voltage and reduce leakage current. The fin field effect transistors (FinFETs) disclosed herein include field plating formed on three sides of the fin. More specifically, the field plating is provided on three sides of a drift region of the fin. A method for fabricating the FinFET with field plating is disclosed.

[0019] FIG. 1 shows a flow diagram for an example method 100 for fabricating an integrated circuit having a fin field effect transistor (FinFET) that includes field plating in accordance with the present disclosure. Though depicted sequentially as a matter of convenience, at least some of the actions shown can be performed in a different order and/or performed in parallel. Additionally, some implementations may perform only some of the actions shown.

[0020] In block 102, buried and/or well layers are formed in a substrate. The substrate may be bulk silicon, silicon on insulator (SOI), silicon-germanium, gallium arsenide, etc. In one example, a reduced surface field (RESURF) layer is formed on the oxide layer of an SOI substrate. In another example, an n-type layer is formed in a bulk silicon substrate and a RESURF layer is formed on the n-type layer.

[0021] In block 104, a fin is formed on the substrate. The fin may be formed by etching the substrate to create a fin of the substrate material. In some implementations of the method 100, an epitaxial layer (e.g., monocrystalline silicon) is grown on the substrate after buried and/or well layers are formed in block 102, and the epitaxial layer is etched to form a fin. While a single fin is referenced herein as a matter of clarity, in practice, any number of fins may be formed. FIG. 2 shows an example fin 204 formed on a substrate 202 and a RESRURF layer 206 disposed below the fin 204. An example fin may have a width of about 0.15 micrometers and a height of about 0.4 micrometers.

[0022] In block 106, additional buried and/or well structures are formed. For example, impurities may be added to the silicon of the fin to adjust the threshold voltage or other parameters of the FinFET. In some implementations of the method 100, an n-type drift layer may be formed on a portion of the fin 204 to improve drain breakdown voltage in the FinFET, and/or a RESURF layer may be formed by implantation at the base of the fin 204.

[0023] In block 108, shallow trench isolation (STI) formed on the substrate 202. The STI isolates the gate region, formed at block 122, from the substrate 202. STI formation includes depositing a dielectric material, such as silicon dioxide, on the substrate to fill a space about the fin 204, and etching the dielectric material to a desired thickness, thereby exposing a desired height of the fin 204. FIG. 3 shows STI 306 applied to the substrate 202 about the fin 204.

[0024] In block 110, a thick dielectric layer is formed on the fin 204 and the STI 306. The term “thick” is used in this instance to refer to a thickness greater than that of the subsequently formed gate dielectric layer. The thick dielectric layer may be silicon dioxide and have a thickness of about 300-1200 angstroms in some implementations. In some implementations, a layer of tetraethoxysilane (TEOS) may be deposited over the thick dielectric layer.

[0025] In block 112, a layer of photoresist material is applied over the thick dielectric layer formed in block 110. The photoresist material patterns the dielectric layer for creation of a field plating oxide on the drift region of the fin 204. FIG. 4 shows an example drift region 402 and body region 404 of the fin 204. The drift region 402 is adjacent the drain region 406 and the body region 404. The body region 404 is adjacent the source region 408 and the drift region 402.

[0026] In block 114, the thick dielectric layer formed in block 112 is etched to create field plating oxide (a field plating oxide layer) on the drift region 402 of the fin 204. For example, the thick dielectric layer is removed from all surfaces of the fin 204 except surfaces of the drift region 402. Wet etching may be applied to remove the thick dielectric layer. FIG. 5 shows a cross-sectional view of the thick dielectric layer 502, the TEOS layer 504, and the photoresist layer 506 on the fin 204 after etching and before removal of the photoresist layer 506. The undercut 508 produced by the etching creates a smooth corner that increases breakdown voltage, relative to a sharp corner (e.g., 90°) that increases electric field and decreases breakdown voltage. FIG. 6 shows the field plating dielectric 602 (field plating oxide layer) formed on the drift region 402 of the fin 204. The field plating dielectric 602 is formed on three sides (side 604, side 606, and side 608) of the drift region 402. Side 608 is opposite side 604.

[0027] In block 116, a layer of dielectric material (a gate dielectric layer) is formed on the fin 204. This layer of dielectric material may be silicon dioxide. The layer of dielectric material formed in block 110 is thicker than the layer of dielectric material formed in block 116. For example, the oxide layer formed in block 116 may be about 120 angstroms thick for a 5 volt gate oxide, and about 80 angstroms thick for a 3 volt gate oxide. FIG. 7 shows a cross-sectional view of the gate dielectric 702 and the field plating dielectric 602 formed on the fin 204. The gate dielectric 702 is adjacent to and engages the field plating dielectric 602.

[0028] In block 118, a conductive layer, such as polysilicon, is deposited on the gate dielectric 702 of the fin 204, and on at least a portion of the field plating dielectric 602 of the fin 204. A layer of photoresist material is applied over the conductive layer. The photoresist material patterns the conductive layer for creation of a gate region on the body region 404 and a field plate on a portion of drift region 402 of the fin 204. FIG. 8 shows a cross-sectional view of the conductive layer 802 and the photoresist material 804 applied to the fin 204.

[0029] In block 120, the conductive layer 802 is etched to form the gate region on the body region 404 and the field plate on a portion of drift region 402 of the fin 204. FIG. 9 shows a cross-sectional view of the gate region 902A formed on the body region 404 and the field plate 902B on a portion of drift region 402 of the fin 204 by etching the conductive layer 802. FIG. 10 shows a perspective view of the gate region 902A and the field plate 902B formed on the fin 204.

[0030] In block 122, a drain region is formed adjacent the drift region 402, and source region is formed adjacent the body region 404. For example, in a NMOS FinFET, a P-type dopant is implanted in the body region 404, and an N-type dopant is implanted in the source region 408 and the drain region 406.

[0031] In block 124, back end of line (BEOL) processing is performed. For example, metal terminals and/or routing traces are added to the source region 408, the drain region 406, and the gate region 902.

[0032] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.