High-Mobility Multiple-Gate Transistor with Improved On-to-Off Current Ratio

Abstract

A multi-gate transistor includes a semiconductor fin over a substrate. The semiconductor fin includes a central fin formed of a first semiconductor material; and a semiconductor layer having a first portion and a second portion on opposite sidewalls of the central fin. The semiconductor layer includes a second semiconductor material different from the first semiconductor material. The multi-gate transistor further includes a gate electrode wrapping around sidewalls of the semiconductor fin; and a source region and a drain region on opposite ends of the semiconductor fin. Each of the central fin and the semiconductor layer extends from the source region to the drain region.

Claims

1. A device comprising: a substrate; isolation regions extending into the substrate; a semiconductor fin protruding higher than the isolation regions, wherein the semiconductor fin comprises: a central fin formed of a first semiconductor material; and a semiconductor layer comprising a first portion and a second portion on opposite sidewalls of the central fin, wherein the semiconductor layer is formed of a second semiconductor material different from the first semiconductor material; a semiconductor strip between the isolation regions, wherein the semiconductor strip comprises a portion in contact with, and overlapped by, the central fin, wherein the central fin is narrower than the semiconductor strip; and a gate electrode comprising portions on opposite sides of the semiconductor fin; and a source region and a drain region on opposite ends of the semiconductor fin, wherein each of the central fin and the semiconductor layer extends from the source region to the drain region.

2. The device of claim 1, wherein the central fin and the semiconductor layer form a quantum well.

3. The device of claim 1 further comprising a gate dielectric between the gate electrode and the semiconductor layer, wherein the gate dielectric comprises a first portion on an outer sidewall of the first portion of the semiconductor layer, and a second portion on an outer sidewall of the second portion of the semiconductor layer.

4. The device of claim 1, wherein the gate electrode is in physical contact with the semiconductor layer, and a depletion region in the semiconductor layer acts as a gate dielectric.

5. The device of claim 1 further comprising a dielectric hard mask over and contacting top surfaces of the central fin and the semiconductor layer.

6. The device of claim 5, wherein the gate electrode further comprises a portion overlapping the dielectric hard mask.

7. The device of claim 1, wherein the central fin comprises a first edge and a second edge, wherein the first edge and the second edge are recessed from respective edges of the semiconductor strip in a direction toward a middle line between the first edge and the second edge.

8. A device comprising: a substrate; a semiconductor fin over the substrate and comprising: a central fin formed of a first semiconductor material; and a semiconductor layer comprising a first portion and a second portion on opposite sidewalls of, and adjoining, the central fin, wherein the semiconductor layer is formed of a second semiconductor material different from the first semiconductor material; a dielectric hard mask, wherein a bottom surface of the dielectric hard mask contacts top surfaces of the central fin and the first portion and the second portion of the semiconductor layer; and a gate electrode having portions on opposite sides of the semiconductor fin.

9. The device of claim 8 further comprising a source region and a drain region on opposite ends of, and adjoining, the central fin and the semiconductor layer, wherein the source region and the drain region are n-type regions.

10. The device of claim 8, wherein the first semiconductor material has a bandgap smaller than a bandgap of the second semiconductor material.

11. The device of claim 8, wherein the first semiconductor material has a conduction band lower than a conduction band of the second semiconductor material.

12. The device of claim 8 further comprising a gate dielectric comprising a first portion on an outer sidewall of the first portion of the semiconductor layer, and a second portion on an outer sidewall of the second portion of the semiconductor layer.

13. The device of claim 8, wherein the central fin forms a quantum well with the first portion and the second portion of the semiconductor layer.

14. The device of claim 8, wherein the gate electrode is in physical contact with the semiconductor layer, and a depletion region in the semiconductor layer acts as a gate dielectric.

15. The device of claim 8, wherein the dielectric hard mask have edges substantially flush with edges of the first portion and the second portion of the semiconductor layer.

16. A device comprising: a substrate; a semiconductor fin over the substrate and comprising: a central fin formed of a first semiconductor material having a first bandgap; and a semiconductor layer comprising a first portion and a second portion on opposite sidewalls of, and adjoining, the central fin, wherein the semiconductor layer comprises a second semiconductor material having a second bandgap; a gate dielectric comprising a first portion on an outer sidewall of the first portion of the semiconductor layer, and a second portion on an outer sidewall of the second portion of the semiconductor layer; a hard mask, wherein a bottom surface of the hard mask contacts a top surface of the central fin, top surfaces of the first portion and the second portion of the semiconductor layer, and a top surface of the gate dielectric; a gate electrode contacting sidewalls of the gate dielectric; and a source region and a drain region on opposite ends of, and adjoining, the central fin and the semiconductor layer.

17. The device of claim 16 further comprising: an isolation region in the substrate; and a semiconductor strip having edges contacting portions of the isolation region on opposite sides of the semiconductor strip, wherein the central fin is narrower than the semiconductor strip, and the central fin contacts a top surface of a portion the semiconductor strip.

18. The device of claim 16, wherein the first semiconductor material has a bandgap smaller than a bandgap of the second semiconductor material.

19. The device of claim 16, wherein the first semiconductor material has a first conduction band lower than a second conduction band of the second semiconductor material.

20. The device of claim 16, wherein the central fin has a thickness smaller than about 10 nm.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

[0014] FIG. 1 illustrates bandgaps and dielectric constants of some semiconductor materials;

[0015] FIG. 2 illustrates a perspective view of an embodiment;

[0016] FIG. 3A illustrates a cross-sectional view of a double-gate fin field-effect transistor (FinFET);

[0017] FIG. 3B illustrates a band diagram of the embodiment shown in FIG. 3A;

[0018] FIG. 4 illustrates a cross-sectional view of a tri-gate FinFET;

[0019] FIGS. 5 through 8 are cross-sectional views of intermediate stages in the manufacturing of the double-gate FinFET as shown in FIG. 3A;

[0020] FIGS. 9 through 11 are cross-sectional views of intermediate stages in the manufacturing of the tri-gate FinFET as shown in FIG. 4;

[0021] FIG. 12A illustrates a cross-sectional view of a double-gate FinFET, wherein no gate dielectric is formed;

[0022] FIG. 12B illustrates a band diagram of the embodiment shown in FIG. 12A;

[0023] FIG. 13 illustrates a cross-sectional view of a tri-gate FinFET, wherein no gate dielectric is formed;

[0024] FIG. 14 illustrates a double-gate FinFET comprising three semiconductor materials in the fin; and

[0025] FIG. 15 illustrates a tri-gate FinFET comprising three semiconductor materials in the fin.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

[0026] The making and using of the embodiments of the present invention are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.

[0027] Novel fin field-effect transistors (FinFETs) and the methods of forming the same are presented. The intermediate stages of manufacturing embodiments of the present invention are illustrated. The variations and the operation of the embodiments are discussed. Throughout the various views and illustrative embodiments of the present invention, like reference numbers are used to designate like elements.

[0028] FIG. 2 illustrates a perspective view of FinFET 100 (which may be an n-type FinFET) formed on base material 10. Base material 10 may be formed of a dielectric material, for example, silicon oxide. Alternatively, base material 10 may be formed of a semiconductor material including, but not limited to, silicon, germanium, gallium arsenide, and the like. In yet other embodiments, base materials 10 may include portions of a semiconductor substrate and isolation structures in the semiconductor substrate. FinFET 100 includes source region 4, drain region 6, and fin 20 therebetween. FinFET 100 may be an NFET, and hence source region 4 and drain region 6 are n-type regions doped with an n-type impurity, for example, by implantations. Gate dielectric 12 may be formed on the top and opposite sidewalls of fin 20. Gate electrode 8 is further formed on gate dielectric 12. In an embodiment, gate dielectric 12 may be omitted.

[0029] The cross-sectional views that are shown in detail in subsequent paragraphs, unless specified otherwise, are made across a vertical plane crossing line 3A-3A in FIG. 2. FIG. 3A illustrates the cross-sectional view of a double-gate FinFET. Fin 20 comprises central fin 22 formed of a first semiconductor material. Fin 20 further comprises semiconductor layer(s) 24 that are formed of a second semiconductor material different from the first semiconductor material. Semiconductor layer(s) 24 are formed on opposite sidewalls of central fin 22. Gate dielectric 12 is formed on sidewalls of semiconductor layer(s) 24. Gate electrode 8 is formed on gate dielectric 12.

[0030] Gate dielectric 12 may be formed of commonly used dielectric material such as silicon oxide, silicon nitride, oxynitrides, multi-layers thereof, and combinations thereof. Gate dielectric 12 may also be formed of high-k dielectric materials. The exemplary high-k materials may have k values greater than about 4.0, or even greater than about 7.0, and may include aluminum-containing dielectrics such as Al.sub.2O.sub.3, HfAlO, HfAlON, AlZrO, Hf-containing materials such as HfO.sub.2, HfSiO.sub.x, HfAlO.sub.x, HfZrSiO.sub.x, HfSiON, and other materials such as LaAlO.sub.3 and ZrO.sub.2. Gate electrode 8 may be formed of doped polysilicon, metals, metal nitrides, metal silicides, and the like.

[0031] FIG. 3B illustrates a schematic band diagram of the double-gate FinFET as shown in FIG. 3A. In an embodiment, central fin 22 has bandgap EgA, while semiconductor layer(s) 24 have bandgap EgB greater than bandgap EgA. In an exemplary embodiment, bandgap EgA is lower than bandgap EgB by about 0.1 eV, although greater or lower bandgap differences may also apply. Conduction band EcA of central fin 22 may also be lower than conduction band EcB of semiconductor layer(s) 24. In an exemplary embodiment, conduction band EcA is lower than conduction band EcB by about 0.05 eV, although greater or lower conduction band differences may also apply. The appropriate materials of central fin 22 and semiconductor layer(s) 24 may be selected by comparing the bandgaps of the available semiconductor materials with high electron mobilities, which may include, but are not limited to, silicon, germanium, GaAs, InP, GaN, InGaAs, InAlAs, GaSb, AlSb, AlAs, AlP, GaP, and the like. In an exemplary embodiment, central fin 22 comprises InGaAs, while semiconductor layer(s) 24 comprise GaAs. In other embodiments, central fin 22 comprises InAs, while semiconductor layer(s) 24 comprise InAlAs.

[0032] Referring back to FIG. 3A, with bandgap EgA of central fin 22 being lower than bandgap EgB of semiconductor layer(s) 24, fin 20 (including central fin 22 and semiconductor layer(s) 24) forms a quantum well. When a non-zero gate voltage is applied to gate electrode 8, due to the quantum confinement effect, electrons tend to flow through the central portion of fin 20, that is, central fin 22. Accordingly, the carrier mobility is high because of the low bandgap EgA, and hence the on-current Ion of the respective FinFET 100 is high. On the other hand, when FinFET 100 is turned off with the gate voltage being zero volts, electrons tend to flow through the surface layers of fin 20, that is, semiconductor layer(s) 24. Accordingly, the carrier mobility is low due to the high bandgap EgB, and hence the off-current (leakage current) Ioff of the respective FinFET 100 is low. FinFET 100 thus has a high on/off current ratio.

[0033] To improve the performance of FinFET 100, the quantum well needs to be strengthened. Accordingly, thickness T1 of central semiconductor fin 20 is preferably small. In an exemplary embodiment, thickness T1 is less than about 50 nm, and may even be less than about 10 nm. Thickness T2 of semiconductor layer(s) 24 may be less than about 50 nm.

[0034] FIG. 3A further includes hard mask 26 on top of semiconductor fin 20, wherein hard mask 26 may be formed of commonly used dielectric materials such as silicon nitride, silicon oxide, silicon oxynitride, and the like. FinFET 100 as shown in FIG. 3A is a double-gate FinFET.

[0035] In alternative embodiments, as shown in FIG. 4, no hard mask is formed on top of fin 20. Instead, semiconductor layer(s) 24 on opposite sidewalls of central fin 22 are joined by a portion on top of central fin 22 to form a continuous layer. Gate dielectric 12 also forms a continuous layer. FinFET 100 as shown in FIG. 4 is a tri-gate FinFET.

[0036] FIGS. 5 through 8 illustrate cross-sectional views of intermediate stages in the manufacturing of the embodiment shown in FIG. 3A. Referring to FIG. 5, substrate 200 is provided. Substrate 200 may be a semiconductor formed of commonly used semiconductor materials such as silicon, germanium, GaAs, or the like. Insulation regions such as shallow trench isolation (STI) regions 30 are formed in substrate 200. The spacing S between neighboring STI regions 30 may be small, for example, less than about 50 nm, which spacing may be equal to or greater than thickness T1 of central fin 22 as shown in FIG. 3A.

[0037] Next, as shown in FIG. 6, the portion of substrate 200 between opposing STI regions 30 is recessed to form recess 32. Recessing depth D1 may be substantially equal to or less than thickness D2 of STI regions 30. In FIG. 7, central fin 22 is epitaxially grown in recess 32. Hard mask 26 may be blanket formed and patterned to cover central fin 22, as also shown in FIG. 7.

[0038] In alternative embodiments, substrate 200 comprises compound semiconductor materials of group III and group V elements (referred to as III-V compound semiconductors hereinafter), and hence the formation of recess 32 and the epitaxial growth in recess 32 may be omitted. Accordingly, the portion of substrate 200 between STI regions 30 is central fin 22.

[0039] Next, as shown in FIG. 8, top portions of STI regions 30 are selectively etched, while bottom portions are left un-etched. As a result, central fin 22 has a portion standing above the bottom portions of STI regions 30. After the formation of hard mask 26, an isotropic etch is performed to laterally recess central fin 22, so that hard mask 26 extends beyond edges of the remaining central fin 22. Next, as shown in FIG. 3A, semiconductor layer(s) 24 are epitaxially grown, followed by the formation of gate dielectric layer 12. In subsequent steps, gate electrode 8 is formed, resulting in the structure as shown in FIG. 3A.

[0040] FIGS. 9 through 11 illustrate cross-sectional views of intermediate stages in the manufacturing of the embodiment shown in FIG. 4. The initial steps, which involve the formation of STI regions 30 in substrate 200 and optionally the recessing and epitaxial growth of central fin 22 are essentially the same as shown FIGS. 5-7. However, as shown in FIG. 9, no hard mask is formed. FIG. 10 illustrates the recessing of STI regions 30, so that central fin 22 has a portion protruding above the remaining portions of STI regions 30. Next, as shown in FIG. 11, semiconductor layer(s) 24 are epitaxially grown, followed by the formation of gate dielectric layer 12. In subsequent steps, gate electrode 8 is formed, resulting in the structure as shown in FIG. 4.

[0041] FIG. 12A illustrates yet another double-gate FinFET. This embodiment is similar to the embodiment as shown in FIG. 3A, except that no gate dielectric 12 is formed. In this embodiment, gate electrode 8 may be formed of metal, so that a Schottky barrier is formed between gate electrode 8 and semiconductor layer(s) 24, resulting in depletion layers 40, which act as gate dielectrics that electrically insulate gate electrode 8 from semiconductor layer(s) 24. A band diagram is illustrated in FIG. 12B. The materials of central fin 22 and semiconductor layer(s) 24 have been discussed in preceding paragraphs, and hence are not repeated herein. Again, bandgap EgA of central fin 22 may be less than bandgap EgB of semiconductor layer(s) 24. Also, conduction band EcA of central fin 22 may be less than conduction band EcB of semiconductor layer(s) 24.

[0042] FIG. 13 illustrates yet another tri-gate FinFET embodiment. This embodiment is similar to the embodiment as shown in FIG. 4, except gate dielectric 12 as shown in FIG. 4 is replaced by depletion region 40 resulting from the Schottky barrier formed between gate electrode 8 and semiconductor layer(s) 24.

[0043] FIGS. 14 and 15 illustrate yet other multiple-gate FinFETs, wherein the quantum wells are formed of more than two semiconductor materials. For example, semiconductor layer(s) 44 may be formed between semiconductor layer(s) 24 and central fin 22. In an embodiment, the bandgap of semiconductor layer(s) 44 is higher than bandgap EgA of central fin 22, and lower than bandgap EgB of semiconductor layer(s) 24 (refer to FIGS. 3B and 12B). Also, the conduction band of semiconductor layer(s) 44 may be higher than conduction band EcA of central fin 22, and lower than conduction band EcB of semiconductor layer(s) 24 (refer to FIGS. 3B and 12B). In FIG. 14, hard mask 26 is formed, while no hard mask is formed in FIG. 15.

[0044] Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the invention.