Fin structures and multi-Vt scheme based on tapered fin and method to form

Abstract

A method of forming a FinFET fin with low-doped and a highly-doped active portions and/or a FinFET fin having tapered sidewalls for Vt tuning and multi-Vt schemes and the resulting device are provided. Embodiments include forming an Si fin, the Si fin having a top active portion and a bottom active portion; forming a hard mask on a top surface of the Si fin; forming an oxide layer on opposite sides of the Si fin; implanting a dopant into the Si fin; recessing the oxide layer to reveal the active top portion of the Si fin; etching the top active portion of the Si fin to form vertical sidewalls; forming a nitride spacer covering each vertical sidewall; recessing the recessed oxide layer to reveal the active bottom portion of the Si fin; and tapering the active bottom portion of the Si fin.

Claims

1. A method comprising: forming a silicon (Si) fin, the Si fin having an active top portion and an active bottom portion; forming a hard mask on a top surface of the Si fin; forming an oxide layer on opposite sides of the Si fin; implanting a dopant into the Si fin; recessing the oxide layer to reveal the active top portion of the Si fin; etching the active top portion of the Si fin to form vertical sidewalls; forming a nitride spacer covering each vertical sidewall, the nitrate spacer having a top and a bottom, wherein the top contacts the hard mask, and the bottom is closer than the top to the recessed oxide layer; recessing the recessed oxide layer to reveal the active bottom portion of the Si fin; and tapering the active bottom portion of the Si fin, such that the opposite sides of the Si fin extend in a straight line from a wider portion of the Si fin at the recessed oxide layer, which has been recessed, to a narrower portion of the Si fin where the Si fin contacts the bottom of the nitride spacer.

2. The method according to claim 1, wherein the step of forming the Si fin is performed by etching.

3. The method according to claim 1, wherein the step of implanting a dopant into the Si fin is performed by using a vertical channel implant or a punch-through stop (PTS) vertical implant.

4. The method according to claim 1, wherein the step of forming the Si fin comprises forming the active top portion of the Si fin to a width of 7 nanometer (nm) to 15 nm.

5. The method according to claim 1, wherein the step of recessing the oxide layer comprises recessing the oxide layer 25 nm to 60 nm to reveal the active top portion of the Si fin.

6. The method according to claim 1, wherein the step of recessing the recessed oxide layer comprises recessing the recessed oxide layer 10 nm to 20 nm to reveal the active bottom portion of the Si fin.

7. The method according to claim 1, wherein the step of tapering the active bottom portion of the Si fin comprises tapering the active bottom portion of the Si fin by lateral dry etching the active bottom portion while recessing the recessed oxide layer.

8. The method according to claim 1, wherein the step of the tapering the active bottom portion of the Si fin comprises tapering the active bottom portion of the Si fin by wet etching the active bottom portion after recessing the recessed oxide layer.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:

(2) FIGS. 1A through 1E schematically illustrate a process flow for forming a FinFET fin with a low-doped active top portion and a highly-doped active bottom portion, in accordance with an exemplary embodiment; and

(3) FIGS. 2A through 2D schematically illustrate a process flow for forming a FinFET fin with tapered sidewalls for Vt tuning and multi-Vt schemes.

DETAILED DESCRIPTION

(4) In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term about.

(5) The present disclosure addresses and solves the current processing problems of complicated patterning, WF metal fill, and WF drifting attendant upon using multiple WF metals to tune the Vt of a FinFET device and/or enable multi-Vt FinFETs.

(6) Methodology in accordance with embodiments of the present disclosure includes forming a Si fin, the Si fin having a top active portion and a bottom active portion. A hard mask is formed on a top surface of the Si fin. An oxide layer is formed on opposite sides of the Si fin. A dopant is implanted into the Si fin. The oxide layer is recessed to reveal the top active portion of the Si fin. The top active portion of the Si fin is etched to form vertical sidewalls, and a nitride spacer is formed covering each vertical sidewall. The recessed oxide layer is further recessed to reveal the bottom active portion of the Si fin. The bottom active portion of the Si fin is tapered, and a dopant is implanted into the bottom active portion of the Si fin.

(7) Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

(8) Adverting to FIG. 1A, a Si fin 101 is formed e.g., by etching. A hard mask layer 103 is formed on a top surface of the Si fin 101, e.g., by multi-layer deposition, patterning, and etching. An oxide layer 105, e.g., a STI layer, is formed on opposite sides of the Si fin 101. The top portion of the Si fin 101 may be formed to a width of 3 nm to 15 nm, for example. The Si fin 101 is then implanted, e.g., by a vertical channel implant or a PTS vertical implant. Next, the oxide layer 105 is recessed, e.g., 25 nm to 60 nm, to reveal the top active portion of the Si fin 101 as depicted in FIG. 1B. The Si fin 101 is then etched, e.g., a slight trim, to form vertical sidewalls above oxide layer 105, as depicted in FIG. 1C. A nitride spacer 107 is then formed on each vertical sidewall of the Si fin 101 to protect the top active portion. Adverting to FIG. 1D, the oxide layer 105 is again recessed, e.g., 10 nm to 20 nm, forming oxide layer 105 and revealing the bottom active portion of the Si fin 101.

(9) The revealed bottom active portion of the Si fin 101 may then be wet etched, e.g., using tetramethylammonium hydroxide (TMAH), for a desired sidewall taper, e.g., 54.7, as depicted in FIG. 1E. Alternatively, while the oxide layer 105 is being recessed, the bottom active portion of the Si fin 101 may be dry etched laterally. Next, the hard mask 103 and the nitride vertical spacers 107 are removed (not shown for illustrative convenience). Thereafter, conventional processing proceeds (not shown for illustrative convenience), e.g., gate stack formation, source/drain junction formation, replacement gate formation, silicide and contact formation, and BEOL interconnections. Consequently, the top active portion of the Si fin 101 is low-doped for high mobility and the bottom active portion has Vt tuning sensitivity for isolation and optimized device design. In addition, the oxide layer 105 may be further recessed (not shown for illustrative convenience) to form multiple groups of taper sidewall selectively at the Si fin 101 and, therefore, enable a multi-Vt scheme based upon a single channel implant.

(10) Adverting to FIG. 2A, similar to FIG. 1A, a Si fin 201 is formed, e.g., by etching. A hard mask 203 is then formed on a top surface of the Si fin 201, e.g., by multi-layer deposition, patterning, and etching. Next, an oxide layer 205, e.g., a STI layer, is formed on opposite sides of the Si fin 101. The Si fin 201 is then implanted, e.g., by a vertical channel implant or a PTS vertical implant. The oxide layer 205 may then be recessed, e.g., 20 nm to 60 nm, to reveal the active Si fin 201, as depicted in FIG. 2B. After the oxide layer 205 is recessed, the active Si fin 201 may already have some tapering, i.e., the lower portion of the active Si fin 201 is wider than the upper portion of the active Si fin 201. The sidewalls of the active Si fin 201 may then be modified, e.g., by plasma Si etching, as depicted in FIG. 2C. For example, the sidewalls may be modified to increase the verticality of each sidewall, i.e., making the sidewalls less tapered. In addition, the modification of the sidewalls may be performed selectively by masking steps to form multiple levels of verticality (not shown for illustrative convenience) or less tapering. In particular, when the active Si fin 201 is formed with multiple groups of tapered sidewalls selectively, e.g., extra masking and Si etching steps, multi-Vt may result from only one channel implant. Further, the multi-Vt scheme can be applicable to both n-type and p-type FinFETs.

(11) The sidewalls of the active Si fin 201 may also be modified, e.g., by plasma Si etching, to be more tapered by adding lateral etching, as depicted in FIG. 2D. The modification of the active Si fin 201 to increase sidewall tapering may also be performed selectively by masking steps to form multiple levels for a multi-Vt scheme. Alternatively, the steps of recessing the oxide 203 in FIG. 2B and plasma etching of the active Si fin 201 in FIGS. 2C or 2D may be combined by tuning selectivity. Next, the hard mask 205 is removed (not shown for illustrative convenience). Thereafter, as with FIG. 2A, conventional processing proceeds (not shown for illustrative convenience), e.g., gate stack formation, source/drain junction formation, replacement gate formation, silicide and contact formation, and BEOL interconnections. Consequently, the Vt of the active Si fin 201 can be tuned by the channel implant dose and multiple Vts can be formed by using the same channel Vt implant conditions.

(12) The embodiments of the present disclosure can achieve several technical effects including forming a FinFET fin structure having low-doped and highly-doped active portions and/or tapered sidewalls in a manner much simpler than forming the FinFET fin using a conventional multi-Vt scheme such as performing multi-WF in the replacement gate stack scheme. Embodiments of the present disclosure enjoy utility in various industrial applications as, for example, microprocessors, smart phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras. The present disclosure therefore enjoys industrial applicability in 14 nm technology nodes and beyond.

(13) In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.