ISOLATED SEMICONDUCTOR PACKAGE WITH HV ISOLATOR ON BLOCK

Abstract

A power converter package includes a leadframe including first and second die pads, and supports connected to first leads, and second leads. A first semiconductor die including first bond pads is on the first die pad, and a second semiconductor die including second bond pads is on the second die pad. A transformer stack includes a top magnetic sheet and a bottom magnetic sheet on respective sides of a laminate substrate that includes a coil within, and coil contacts. A silicon block is attached to the bottom magnetic sheet and edges of the laminate substrate are attached to the supports. Bond wires are between the first bond pads and the second leads, the second bond pads and the second leads, and the first and second bond pads and the coil contacts. Mold encapsulates the respective semiconductor and the transformer stack. A bottom of the silicon block is exposed from the mold.

Claims

1. An isolated power converter package, comprising: a leadframe including a first die pad and a second die pad, supports for supporting a transformer stack connected to a first plurality of leads, and a second plurality of leads; a first semiconductor die including first bond pads on the first die pad and a second semiconductor die including second bond pads on the second die pad; the transformer stack comprising a top side magnetic sheet and a bottom side magnetic sheet on respective sides of a laminate substrate comprising a coil within a dielectric material, including coil contacts on a top surface of the laminate substrate; a silicon block attached to the bottom side magnetic sheet; wherein edges of the laminate substrate are attached to the supports; bond wires between the first bond pads and the second plurality of leads, between the second bond pads and the second plurality of leads, between the first bond pads and the coil contacts, and between the second bond pads and the coil contacts, and a mold compound providing encapsulation for the first semiconductor die, the second semiconductor die, and the transformer stack, wherein a bottom side of the silicon block is exposed from the mold compound at a bottom side of the isolated power converter package.

2. The isolated power converter package of claim 1, wherein the leadframe comprises a small outline integrated circuit (SOIC) leadframe, thin small outline package (TSOP), or a Thermally Enhanced Shrink Small-Outline Package (HSSOP).

3. The isolated power converter package of claim 1, wherein the isolated power converter package comprises an isolated DC/DC converter, wherein the first semiconductor die comprises a gate driver, and wherein the second semiconductor die comprises a power field effect transistor (FET) module comprising at least one power FET.

4. The isolated power converter package of claim 1, wherein the edges of the laminate substrate are attached to the supports by a thermally conductive die attach material, wherein the thermally conductive die attach material provides a 25° C. thermal conductivity of at least 1 W/m.Math.K.

5. The isolated power converter package of claim 1, wherein the silicon block includes a layer of silicon oxide on a top side and on a bottom side.

6. The isolated power converter package of claim 5, wherein the layer of silicon oxide has a thickness of 0.1 mm to 1 mm.

7. The isolated power converter package of claim 1, wherein a dimension of the silicon block in a direction normal to a length direction of the supports is less than a minimum distance between the supports.

8. The isolated power converter package of claim 1, wherein the silicon block is attached to the bottom side magnetic sheet by a thermally conductive adhesive material that provides a 25° C. thermal conductivity of at least 1 W/m.Math.K.

9. The isolated power converter package of claim 1, wherein a thickness of the silicon block is in a range of 0.1 mm to 1 mm.

10. A method of assembling an isolated converter package, comprising: assembling together a transformer stack comprising a top side magnetic sheet and a bottom side magnetic sheet on respective sides of a laminate substrate comprising a coil within a dielectric material, with a silicon block attached to the bottom side magnetic sheet; dispensing a die attach material onto a first die pad and a second die pad and on supports for supporting the transformer stack of a leadframe, the leadframe including a first plurality of leads connected to the supports and a second plurality of leads; positioning a first semiconductor die on the first die pad, a second semiconductor die on the second die pad, and the transformer stack with edges of the laminate substrate on the supports and the silicon block below the supports; wirebonding between bond pads on the first semiconductor die and the second plurality of leads, between bond pads on the second semiconductor die and the second plurality of leads, between first bond pads on the first semiconductor die and contacts on the laminate substrate and between bond pads on the second semiconductor die and contacts on the laminate substrate, and molding to form a mold compound providing encapsulation for the first semiconductor die, the second semiconductor die, and for the transformer stack, wherein a bottom side of the silicon block is exposed from the mold compound at a bottom side of the isolated power package.

11. The method of claim 10, wherein the silicon block includes a layer of silicon oxide on a top side and on a bottom side.

12. The method of claim 11, wherein the layer of silicon oxide has a thickness of 0.1 mm to 1 mm.

13. The method of claim 10, wherein the assembling together comprises utilizing a thermally conductive adhesive material between the silicon block and the bottom side magnetic sheet, wherein the thermally conductive adhesive material provides a 25° C. thermal conductivity of at least 1 W/m.Math.K, and comprises a metal particle filled epoxy material, ceramic, a composite material, solder, or sintered nanoparticles.

14. The method of claim 10, wherein the first semiconductor die comprises a gate driver, and wherein the second semiconductor die comprises a power field effect transistor (FET) module comprising at least one power FET.

15. The method of claim 10, wherein the edges of the laminate substrate are attached to the supports by a thermally conductive adhesive material, wherein the thermally conductive adhesive material provides a 25° C. thermal conductivity of at least 1 W/m.Math.K, and comprises a metal particle filled epoxy material, ceramic, a composite material, solder, or sintered nanoparticles.

16. The method of claim 10, wherein a dimension of the silicon block in a direction normal to a length direction of the supports is less than a minimum distance between the supports.

17. The method of claim 10, wherein the silicon block is attached to the bottom side magnetic sheet by a thermally conductive adhesive material that provides a 25° C. thermal conductivity of at least 1 W/m.Math.K.

18. The method of claim 10, wherein a thickness of the silicon block is in a range of 0.1 mm to 1 mm.

19. An isolated power converter package, comprising: a leadframe including a first die pad and a second die pad, supports for supporting a transformer stack connected to a first plurality of leads, and a second plurality of leads; a first semiconductor die including first bond pads on the first die pad and a second semiconductor die including second bond pads on the second die pad; the transformer stack comprising a top side magnetic sheet and a bottom side magnetic sheet on respective sides of a laminate substrate comprising a coil within a dielectric material, including coil contacts on a top surface of the laminate substrate; a silicon block attached to the bottom side magnetic sheet; wherein edges of the laminate substrate are attached to the supports; bond wires between the first bond pads and the second plurality of leads, between the second bond pads and the second plurality of leads, between the first bond pads and the coil contacts, and between the second bond pads and the coil contacts, and a mold compound providing encapsulation for the first semiconductor die, the second semiconductor die, and the transformer stack, wherein a bottom side of the silicon block is exposed from the mold compound at a bottom side of the isolated power converter package, wherein the isolated power converter package comprises an isolated DC/DC converter, wherein the first semiconductor die comprises a gate driver, and wherein the second semiconductor die comprises a power field effect transistor (FET) module comprising at least one power FET.

20. The isolated power converter package of claim 19, wherein the silicon block includes a layer of silicon oxide on a top side and on a bottom side, and wherein the layer of silicon oxide has a thickness of 0.1 mm to 1 mm.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] Reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, wherein:

[0010] FIG. 1A is a top view looking through the mold compound of an example isolated power converter package comprising a leadframe including first and second die pads having first and second semiconductor die mounted thereon, and supports. There is a transformer stack comprising a top side magnetic sheet and a bottom side magnetic sheet on respective sides of a laminate substrate. There is a silicon block attached by an adhesive material to the bottom side magnetic sheet. The silicon block is exposed from the mold compound at a bottom side of the isolated power converter package. The silicon block under the transformer stack is for enhanced cooling of the transformer.

[0011] FIG. 1B is a bottom view of the isolated power converter package shown in FIG. 1A.

[0012] FIG. 2A is a cross-sectional view across the cut line shown as A-A′ in FIG. 1A.

[0013] FIG. 2B is a cross-sectional view across the cut line shown as B-B′ in FIG. 1A.

[0014] FIGS. 3A-E depict successive views of an in-process isolated power converter package corresponding to results following steps in an example method for forming a disclosed isolated power package comprising a leadframe including first and second die pads having first and second semiconductor die mounted thereon, and a transformer stack also on the leadframe. The transformer stack is connected between the first and the second semiconductor die, and is attached to a silicon block underneath which is exposed at a bottom side of the package from the mold compound.

[0015] FIG. 4 shows a functional block diagram for an example isolated DC-DC converter package. The isolated DC-DC converter package comprises a leadframe with its respective pins being shown. The isolated DC-DC converter includes first and second die pads having first and second semiconductor die mounted thereon, and a transformer stack also on the supports of the leadframe, where the transformer stack is connected between the first and the second semiconductor die, and is attached to a silicon block (not visible in FIG. 4) underneath which is exposed at a bottom side of the package from the mold compound.

DETAILED DESCRIPTION

[0016] Example aspects are described with reference to the drawings, wherein like reference numerals are used to designate similar or equivalent elements. Illustrated ordering of acts or events should not be considered as limiting, as some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this Disclosure.

[0017] Also, the terms “connected to” or “connected with” (and the like) as used herein without further qualification are intended to describe either an indirect or direct electrical connection. Thus, if a first device “connects” to a second device, that connection can be through a direct electrical connection where there are only parasitics in the pathway, or through an indirect electrical connection via intervening items including other devices and connections. For indirect connecting, the intervening item generally does not modify the information of a signal but may adjust its current level, voltage level, and/or power level.

[0018] FIG. 1A is a top view looking through the mold compound 191 of an example isolated power converter package 100 comprising a leadframe 130 including a first die pad 131 and a second die pad 132 having a first semiconductor die 110 including first bond pads 111 on the first die pad 131 and a second semiconductor die 120 including second bond pads 121 on the second die pad 132. The leadframe 130 can comprise a conventional leadframe, a multi-layer leadframe such as a molded interconnect substrate (MIS), or a routable leadframe. The leadframe 130 also includes a first plurality of leads 136, and a second plurality of leads 138, and supports 134a, and 134b for supporting a transformer stack 140 that is connected to respective sides of the first plurality of leads 136. The transformer stack 140 may also be referred to as being a laminate transformer.

[0019] The transformer stack 140 comprises a top side magnetic sheet 141 and a bottom side magnetic sheet 143 on respective sides of a laminate substrate 142 comprising at least one coil 142a embedded within a dielectric material. The laminate substrate 142 includes coil contacts 142b positioned on its top surface. A silicon block 150 is attached to the bottom side magnetic sheet 143. The silicon block 150 generally includes a layer of silicon oxide on a top side and on a bottom side that helps ensure electrical isolation. The layer of silicon oxide generally has a thickness of 0.1 mm to 1 mm. Edges of the laminate substrate 142 are attached to the supports 134a, 134b. A dimension of the silicon block 150 in a direction normal to a length direction of the supports 134a, 134b is less than a minimum distance between the supports 134a, 134b.

[0020] There are bondwires 171 between the first bond pads 111 and the second plurality of leads 138, bond wires 172 between the second bond pads 121 and the second plurality of leads 138, bond wires 173 between the first bond pads 111 and the coil contacts 142b, and bond wires 174 between the second bond pads 121 and the coil contacts 142b. The mold compound 191 provides encapsulation for the first semiconductor die 110, for the second semiconductor die 120, and for the transformer stack 140. A bottom side of the silicon block 150 is exposed from the mold compound 191 at a bottom side of the isolated power converter package 100 which is shown in FIG. 1B described below.

[0021] The silicon block 150 being under the transformer stack 140 acts as thermal pad for the transformer stack 140 enabling the isolated power converter package 100 to be operated at a higher power level than otherwise possible. The respective magnetic sheets 141 and 143 can be glued by an adhesive to the respective sides of the laminate substrate 142. A function of the respective magnetic sheets 141 and 143 is to control the magnetic field around the coil 142a embedded within the laminate substrate 142.

[0022] FIG. 1B is a bottom view of the isolated power converter package 100 shown in FIG. 1A. An adhesive material 148 is positioned between the bottom magnetic sheet 143 (see FIG. 1A) of the transformer stack 140 and the silicon block 150. The adhesive material 148 generally comprises a thermally conductive adhesive material that provides a 25° C. thermal conductivity of at least 1 W/m.Math.K, such as at least 10 W/m.Math.K. The adhesive material 148 can comprise a metal particle filled epoxy material, ceramic, a composite material, solder, or sintered nanoparticles.

[0023] FIG. 2A is a cross-sectional view of the isolated power converter package 100 across the cut line shown as A-A′ in FIG. 1A. The coil 142a can be seen to be embedded within the laminate substrate 142. The silicon block 150 on its bottom side may include a suitable solderable surface shown as 189. FIG. 2B is a cross-sectional view of the isolated power converter package 100 across the cut line shown as B-B′ in FIG. 1A.

[0024] FIGS. 3A-E depict successive views of an in-process isolated power converter package 100 corresponding to results following steps in an example method for forming a disclosed isolated power package having a silicon block 150 under the transformer stack 140 for enhanced cooling of the transformer stack. FIG. 3A shows results after step 301 comprising attaching a silicon block 150 below the bottom side magnetic sheet 143 of the transformer stack 140, where the x-dimension (corresponding to the width of the sheet) of the silicon block 150 is shown to be less than the x-dimension of the laminate substrate 142.

[0025] FIG. 3B shows results after step 302 comprising dispensing a die attach material 186 onto the first and second die pads 131, 132, and on the supports 134a, 134b. FIG. 3C shows results after step 303 comprising a pick and place of the first semiconductor die 110 on the first die pad 131 and second semiconductor die 120 on the second die pad 132, and the transformer stack 140 on the supports 134a, 134b. The x-dimension of the silicon block 150 being less than the x-dimension of the laminate substrate 142 enables the pick and place assembly of the transformer stack 140 having the silicon block 150 underneath so that the laminate substrate 142 rests on the supports 134a, 134b and the silicon block 150 is positioned below the supports 134a, 134b. Step 304 comprises the in-process isolated power converter package 100 shown after wirebonding step 305 in FIG. 3E which shows the in process isolated power converter package 100 after molding to form the mold compound 191.

[0026] FIG. 4 shows a functional block diagram for an example isolated DC-DC converter package 400, where the mold is shown as 191, and only the eight pins are shown for representing the leadframe. The isolated DC-DC converter package 400 comprises a primary side including a first semiconductor die 110 that includes a transformer driver 431 and a secondary side including a second semiconductor die 120 including a rectifier 432. There is a transformer stack 140 including at least one coil 142a positioned between the first semiconductor die 110 and the second semiconductor die 120.

EXAMPLES

[0027] Disclosed aspects are further illustrated by the following specific Examples, which should not be construed as limiting the scope or content of this Disclosure in any way.

[0028] In the table below there is provided results from a thermal analysis using the parameter Rth (thermal resistance from the junction to the ambient) that compares the thermal performance of a baseline isolated DC/DC converter package having a transformer stack and no exposed pad as compared to a disclosed isolated DC/DC converter package having a transformer stack including an exposed silicon block 150 attached to a bottom side of the transformer stack. A reduction in Rth can be seen to be almost 26%.

TABLE-US-00001 Baseline isolated Disclosed isolated converter device - no converter device with exposed block Exposed Si block T_tranx 61.93 52.36 T_case 62.03 33.25 T_amb 25.00 25.00 Rth, x-amb 68.39 50.66 Rth % reduction — −25.93%

[0029] Disclosed aspects can be integrated into a variety of assembly flows to form a variety of different isolated power converter packages and related products. Although not shown, the isolated power converter package can also comprise stacked semiconductor die, besides the laterally positioned semiconductor die generally shown. The semiconductor die may include various elements therein and/or layers thereon, including barrier layers, dielectric layers, device structures, active elements and passive elements including source regions, drain regions, bit lines, bases, emitters, collectors, conductive lines, conductive vias, etc. Moreover, the semiconductor die can be formed from a variety of processes including bipolar, insulated-gate bipolar transistor (IGBT), CMOS, BiCMOS, and MEMS.

[0030] Those skilled in the art to which this Disclosure relates will appreciate that many variations of disclosed aspects are possible within the scope of the claimed invention, and further additions, deletions, substitutions and modifications may be made to the above-described aspects without departing from the scope of this Disclosure.