Oscillator circuit, corresponding radar sensor, vehicle and method of operation

Abstract

An oscillator includes a tunable resonant circuit having an inductance and a variable capacitance coupled between first and second nodes, and a set of capacitances selectively coupleable between the first and second nodes. An input control node receiving an input control signal is coupled to the variable capacitance and set of capacitances. The tunable resonant circuit is tunable based on the input control signal. A biasing circuit biases the tunable resonant circuit to generate a variable-frequency output signal between the first and second nodes. A voltage divider generates a set of different voltage thresholds, and a set of comparator circuits with hysteresis compares the input control signal to the set of different voltage thresholds to generate a set of control signals. The capacitances in the set of capacitances are selectively coupleable between the first and second nodes as a function of control signals in the set of control signals.

Claims

1. A circuit, comprising: a tunable resonant circuit comprising: a first node; a second node; an inductance coupled between said first node and said second node, wherein said inductance comprises a pair of inductors arranged in series between said first node and said second node, the pair of inductors having a configuration node arranged therebetween and configured to receive an input control signal; a variable capacitance coupled between said first node and said second node; a set of capacitances selectively coupleable between said first node and said second node; and an input control node configured to receive said input control signal, wherein said tunable resonant circuit is tunable as a function of said input control signal; a biasing circuit coupled to said tunable resonant circuit and configured to bias the tunable resonant circuit to generate a variable-frequency output signal between said first node and said second node; a voltage divider network configured to generate a set of different voltage thresholds; and a set of comparator circuits with hysteresis configured to compare said input control signal to said set of different voltage thresholds to generate a respective set of control signals; and wherein capacitances of said set of capacitances are selectively coupleable between said first node and said second node as a function of respective control signals in said set of control signals.

2. The circuit of claim 1, wherein the capacitances of said set of capacitances are configured to be selectively coupled between said first node and said second node in response to a respective control signal in said set of control signals being indicative of said input control signal being higher than a respective voltage threshold in said set of different voltage thresholds.

3. The circuit of claim 1, wherein said variable capacitance comprises a pair of variable capacitors arranged in series between said first node and said second node, the pair of variable capacitors having a configuration node arranged therebetween to receive said input control signal.

4. The circuit of claim 1, wherein said voltage divider network is configured to generate equally spaced voltage thresholds.

5. The circuit of claim 1, further comprising: an input node configured to receive an input reference signal; a phase-frequency detector circuit configured to receive said input reference signal and said variable-frequency output signal; a charge pump circuit configured to receive an output signal from the phase-frequency detector circuit; and a low-pass filter configured to receive an output signal from the charge pump circuit and to generate said input control signal received at said input control node.

6. A radar sensor, comprising: a circuit comprising: a tunable resonant circuit having a first node and a second node, and comprising: an inductance coupled between said first node and said second node, wherein said inductance comprises a pair of inductors arranged in series between said first node and said second node, the pair of inductors having a configuration node arranged therebetween and configured to receive an input control signal; a variable capacitance coupled between said first node and said second node; a set of capacitances selectively coupleable between said first node and said second node; and an input control node configured to receive said input control signal, wherein said tunable resonant circuit is tunable as a function of said input control signal; a biasing circuit coupled to said tunable resonant circuit and configured to bias the tunable resonant circuit to generate a variable-frequency output signal between said first node and said second node; a voltage divider network configured to generate a set of different voltage thresholds; and a set of comparator circuits with hysteresis configured to compare said input control signal to said set of different voltage thresholds to generate a respective set of control signals; wherein capacitances of said set of capacitances are selectively coupleable between said first node and said second node as a function of respective control signals in said set of control signals; and a transmitter circuit coupled to an antenna, wherein the circuit is configured to receive an input reference signal from a microcontroller unit and provide said variable-frequency output signal to said transmitter circuit.

7. A vehicle comprising the radar sensor according to claim 6.

8. The radar sensor of claim 6, wherein the capacitances of said set of capacitances are configured to be selectively coupled between said first node and said second node in response to a respective control signal in said set of control signals being indicative of said input control signal being higher than a respective voltage threshold in said set of different voltage thresholds.

9. The radar sensor of claim 6, wherein said variable capacitance comprises a pair of variable capacitors arranged in series between said first node and said second node, the pair of variable capacitors having a configuration node arranged therebetween to receive said input control signal.

10. The radar sensor of claim 6, wherein said voltage divider network is configured to generate equally spaced voltage thresholds.

11. The radar sensor of claim 6, further comprising: an input node configured to receive an input reference signal; a phase-frequency detector circuit configured to receive said input reference signal and said variable-frequency output signal; a charge pump circuit configured to receive an output signal from the phase-frequency detector circuit; and a low-pass filter configured to receive an output signal from the charge pump circuit and to generate said input control signal received at said input control node.

12. A method of operating a circuit, comprising: receiving an input control signal at an input control node coupled to a tap between a pair of series connected inductors and tuning a tunable resonant circuit including the pair of series connected inductors as a function of said input control signal; generating a set of different voltage thresholds; comparing said input control signal to said set of different voltage thresholds to generate a respective set of control signals; selectively coupling capacitances of a set of capacitances between a first node and a second node as a function of respective control signals in said set of control signals; and biasing the tunable resonant circuit to generate a variable-frequency output signal between said first node and said second node; wherein said comparing comprises comparing with hysteresis said input control signal to said set of different voltage thresholds.

13. The method of claim 12, wherein the capacitances of said set of capacitances are selectively coupled between said first node and said second node in response to a respective control signal of said set of control signals being indicative of said input control signal being higher than a respective voltage threshold in said set of different voltage thresholds.

14. The method of claim 12, further comprising: receiving an input reference signal; receiving said input reference signal and said variable-frequency output signal at a phase-frequency detector circuit; receiving an output signal from the phase-frequency detector circuit, at a charge pump circuit; and generating said input control signal received at said input control node using a low-pass filter receiving an output signal from the charge pump circuit.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) One or more embodiments will now be described, by way of example only, with reference to the annexed figures, wherein:

(2) FIG. 1, which was described in the foregoing, is a diagram exemplary of a possible time-frequency relationship of radar signals in a frequency-modulated continuous-wave (FMCW) radar system,

(3) FIG. 2 is a circuit block diagram exemplary of a PLL circuit as possibly used in a radar sensor,

(4) FIG. 3 is a circuit block diagram exemplary of a voltage-controlled oscillator circuit as possibly used in a PLL circuit,

(5) FIGS. 4 and 5 are diagrams exemplary of possible tuning strategies for voltage-controlled oscillator circuits,

(6) FIGS. 6 and 7 are circuit block diagrams exemplary of voltage-controlled oscillator circuits according to one or more embodiments of the present description,

(7) FIG. 8 is a circuit block diagram exemplary of possible implementation details of one or more embodiments of the present description,

(8) FIG. 9 is a diagram exemplary of a PLL tuning strategy according to one or more embodiments of the present description, and

(9) FIG. 10 is a circuit block diagram exemplary of a radar architecture in a vehicle according to one or more embodiments of the present description.

DETAILED DESCRIPTION

(10) In the ensuing description, one or more specific details are illustrated, aimed at providing an in-depth understanding of examples of embodiments of this description. The embodiments may be obtained without one or more of the specific details, or with other methods, components, materials, etc. In other cases, certain structures, materials, or operations are not illustrated or described in detail so that certain aspects of embodiments will not be obscured.

(11) Reference to “an embodiment” or “one embodiment” in the framework of the present description is intended to indicate that a particular configuration, structure, or characteristic described in relation to the embodiment is comprised in at least one embodiment. Hence, phrases such as “in an embodiment” or “in one embodiment” that may be present in one or more points of the present description do not necessarily refer to one and the same embodiment. Moreover, particular conformations, structures, or characteristics may be combined in any adequate way in one or more embodiments.

(12) The headings/references used herein are provided merely for convenience and hence do not define the extent of protection or the scope of the embodiments.

(13) For simplicity, throughout the figures annexed herein, like parts or elements are indicated with like references/numerals. For brevity, a corresponding description will not be repeated for each and every figure.

(14) By way of introduction to the detailed description of exemplary embodiments, reference may first be made to FIG. 2.

(15) FIG. 2 is a circuit block diagram exemplary of a phase lock loop (PLL) circuit 20 as possibly used in a radar sensor. The PLL circuit 20 may comprise: an input node 200 configured to receive an input reference signal f.sub.ref; a phase-frequency detector (PFD) circuit 202 having a first input configured to receive the input reference signal f.sub.ref; a charge pump (CP) circuit 204 coupled at the output of the phase-frequency detector circuit 202; a low-pass filter circuit 206 coupled at the output of the charge pump circuit 204 and configured to generate, at a respective output node 208, a control signal V.sub.C; a voltage-controlled oscillator (VCO) circuit 210 coupled at node 208 and controlled by the control signal V.sub.C, the voltage-controlled oscillator circuit 210 configured to generate at an output node 212 an output signal f.sub.O; and a feedback loop configured to provide the output signal f.sub.O at a second input of the phase-frequency detector circuit 202.

(16) The feedback loop may optionally comprise a frequency divider circuit 214.

(17) As exemplified in FIG. 2, the voltage-controlled oscillator circuit 210 may comprise an active core 216 (e.g., a biasing circuit) coupled to an LC resonant circuit 218.

(18) The active core 216 may comprise a pair of transistors M1 and M2, e.g., metal-oxide semiconductor (MOS) field-effect transistors. As exemplified in FIG. 2, a first transistor M1 may have a source terminal coupled to ground GND and a drain terminal coupled to a first terminal 219a of the LC resonant circuit 218, and a second transistor M2 may have a source terminal coupled to ground GND and a drain terminal coupled to a second terminal 219b of the LC resonant circuit 218. The control (gate) terminal of the first transistor M1 may be coupled to the drain terminal of the second transistor M2, and the control (gate) terminal of the second transistor M2 may be coupled to the drain terminal of the first transistor M1.

(19) As exemplified in FIG. 2, the LC resonant circuit 218 may comprise an inductive component and a capacitive component coupled between the first terminal 219a and the second terminal 219b of the LC resonant circuit 218.

(20) As exemplified herein, the inductive component may comprise an inductor L and the capacitive component may comprise one or more (e.g., a pair of) variable capacitors or varactors C.sub.V coupled in series, with the control signal V.sub.C being applied at a node 224 intermediate the two varactors C.sub.V.

(21) As exemplified in FIG. 2, the LC resonant circuit 218 may further comprise an array (or bank) of capacitors 220 coupled in parallel to the varactor(s) C.sub.V. The array of capacitors 220 may be configured to receive a set of configuration signals from an analog-to-digital converter circuit 222. The analog-to-digital converter 222 may be coupled to node 208 to receive the control signal V.sub.C. For instance, the analog-to-digital converter 222 may be an N-bit ADC and the array of capacitors 220 may comprise 2.sup.N unit capacitors.

(22) The configuration signals (e.g., an N-bit binary signal generated by the ADC 222) may be used to activate and de-activate a set of switches respectively coupled to the capacitors in the array of capacitors 220, so that the overall capacitance of the capacitive component of the LC resonant circuit 218 may be changed to tune the output frequency of the voltage-controlled oscillator 210.

(23) In a PLL circuit 20 as exemplified in FIG. 2, the analog-to-digital converter 222 and the array of capacitors 220 may be used to perform a coarse tuning of the LC resonant circuit 218, and the varactor(s) C.sub.V may be used to perform a fine tuning of the LC resonant circuit 218. This tuning strategy may advantageously avoid the use of large varactors which may lead to high power consumption and high phase noise.

(24) As exemplified in FIG. 3, which is a circuit block diagram exemplary of possible implementation details of a voltage-controlled oscillator circuit 210 for use in a PLL circuit 20, the analog-to-digital converter 222 may comprise a successive approximation analog-to-digital converter (SA-ADC).

(25) A successive approximation analog-to-digital converter may comprise a comparator circuit 300 having a first (e.g., non-inverting) input coupled to node 208 to receive the control signal V.sub.C and a second (e.g., inverting) input coupled to a node 302 to receive a reference signal V.sub.R. For instance, the reference signal V.sub.R may be equal to half of a supply voltage V.sub.CC of the PLL circuit 20 (i.e., V.sub.R=V.sub.CC/2). The successive approximation analog-to-digital converter may further comprise a successive approximation register (SAR) 304 configured to receive an output signal from the comparator circuit 300 and to provide the N-bit configuration signal to the array of capacitors 220.

(26) As exemplified in FIG. 3, a first switch S.sub.FT may be provided in the propagation path between the configuration node of the LC resonant circuit 218 (here, the node 224 intermediate the varactors C.sub.V) and the first input of the comparator circuit 300 (i.e., node 208), and a second switch S.sub.CT may be provided in the propagation path between the configuration node of the LC resonant circuit 218 and the second input of the comparator circuit 300 (i.e., node 302).

(27) Therefore, tuning of a voltage-controlled oscillator circuit 210 as exemplified in FIG. 3 may be performed in two steps to avoid instability.

(28) In the first tuning step, the first switch S.sub.FT is opened and the second switch S.sub.CT is closed. The varactor(s) C.sub.V provide a constant capacitance value (e.g., an average value) and the ADC converter 222 achieves a coarse frequency tuning by enabling a selected subset of the capacitors in the array of capacitors 220.

(29) In the second tuning step, the first switch S.sub.FT is closed and the second switch S.sub.CT is opened. The varactor(s) C.sub.V is connected to the control voltage V.sub.C and changes its capacitance value to provide a fine frequency tuning.

(30) It is noted that two different tuning strategies may be implemented in a voltage-controlled oscillator circuit 210 comprising a successive approximation ADC, as exemplified in FIG. 3.

(31) According to a first tuning strategy as exemplified in FIG. 4, the coarse frequency tuning step sets the output frequency of the PLL circuit to an average value f.sub.0* between the minimum frequency f.sub.min, and the maximum frequency f.sub.max of the entire frequency sweep range F (e.g., 77 GHz to 81 GHz, or 76 GHz to 77 GHz) while the varactor(s) C.sub.V in the LC resonant circuit 218 is held to its average value. After the coarse frequency tuning step, the varactor(s) C.sub.V is used to provide the entire frequency variation from f.sub.min to f.sub.max. In other words, the fine tuning step is responsible for covering the overall frequency range F.

(32) An advantage of such a first tuning strategy is that coarse tuning can be carried out just once (for instance, at the start-up of the radar detection system), thus facilitating a continuous frequency tuning as demanded to automotive radar sensors. A drawback of such a first tuning strategy is that it may involve large varactor(s) C.sub.V, possibly resulting in high power consumption and high phase noise.

(33) According to a second tuning strategy as exemplified in FIG. 5, the coarse frequency tuning step sets the output frequency of the PLL circuit to an average value f′.sub.0* between a lower frequency f′.sub.min and a higher frequency f′.sub.max which define a sub-range of the entire frequency sweep range F (e.g., 77 GHz to 81 GHz, or 76 GHz to 77 GHz) while the varactor(s) C.sub.V in the LC resonant circuit 218 is held to its average value. After the coarse frequency tuning step, the varactor(s) is used to provide the (smaller) frequency variation from f′.sub.min to f′.sub.max. In other words, the fine tuning step is responsible for covering only a sub-range of the overall frequency range F.

(34) An advantage of such a second tuning strategy is that it may involve small varactor(s) C.sub.V, resulting in low power consumption and low phase noise. A drawback of such a second tuning strategy is that it may involve performing the coarse tuning step multiple times during each frequency sweep, resulting in a delay time τ.sub.D in the response of the PLL circuit which is equal to N times the settling time is of the PLL circuit (i.e., τ.sub.D=N.Math.τ.sub.S). Additionally, such a second tuning strategy may not be suitable for automotive radar applications due to the large delay time and the two-step frequency tuning operation.

(35) The following documents (all of which are incorporated by reference in their entirety) are exemplary of possible strategies for tuning a PLL circuit 20 with the use of a successive approximation analog-to-digital converter as exemplified in FIG. 3: Shi, et al., “A dual loop dual VCO CMOS PLL using a novel coarse tuning technique for DTV,” 2008 9th International Conference on Solid-State and Integrated-Circuit Technology, Beijing, 2008, pp. 1597-1600, doi: 10.1109/ICSICT.2008.4734882; and Hou, et al., “A 20 GHz PLL for 40 Gbps SerDes application with 4 bit switch-capacitor adaptive controller,” 2014 IEEE International Conference on Electron Devices and Solid-State Circuits, Chengdu, 2014, pp. 1-2, doi: 10.1109/EDSSC.2014.7061152.

(36) In both cases, those solutions may not be satisfactory insofar as additional time is needed for performing a coarse tuning, and a clock signal is needed (i.e., both solutions are clock-based).

(37) One or more embodiments may thus aim at providing an improved tuning system for a PLL circuit to be used, for instance, in an automotive radar application.

(38) FIG. 6 is a circuit block diagram exemplary of a voltage-controlled oscillator circuit 610 according to one or more embodiments, for use in a PLL circuit architecture as exemplified in FIG. 2.

(39) As exemplified in FIG. 6, a voltage-controlled oscillator circuit 610 may comprise an active core 616 coupled to an LC resonant circuit 618.

(40) The active core 616 may comprise a pair of transistors M1 and M2, e.g., MOS field-effect transistors. As exemplified in FIG. 6, a first transistor M1 may have a source terminal coupled to ground GND and a drain terminal coupled to a first terminal 619a of the LC resonant circuit 618, and a second transistor M2 may have a source terminal coupled to ground GND and a drain terminal coupled to a second terminal 619b of the LC resonant circuit 618. The control (gate) terminal of the first transistor M1 may be coupled to the drain terminal of the second transistor M2, and the control (gate) terminal of the second transistor M2 may be coupled to the drain terminal of the first transistor M1.

(41) As exemplified in FIG. 6, the LC resonant circuit 618 may comprise an inductive component and a capacitive component coupled between the first terminal 619a and the second terminal 619b of the LC resonant circuit 618.

(42) As exemplified herein, the inductive component may comprise an inductor L and the capacitive component may comprise one or more (e.g., a pair of) variable capacitors or varactors C.sub.V coupled in series, with the control signal V.sub.C received from a node 608 being provided at a node 624 intermediate the two varactors C.sub.V.

(43) As exemplified in FIG. 6, the LC resonant circuit 618 may further comprise an array of capacitors 620 coupled in parallel to the varactor(s) C.sub.V. The array of capacitors 620 may be configured to receive a set of configuration signals from an analog-to-digital converter 622 coupled to node 608 to receive the control signal V.sub.C. For instance, the analog-to-digital converter 622 may be an N-bit ADC and the array of capacitors 620 may comprise 2.sup.N unit capacitors.

(44) Purely by way of non-limiting example, one or more embodiments may rely on a thermometer ADC converter which drives eleven unit capacitors.

(45) The configuration signals may be used to activate and de-activate a set of switches respectively coupled to the capacitors in the array of capacitors 620, so that the overall capacitance of the capacitive component of the LC resonant circuit 618 may be changed to tune the voltage-controlled oscillator 610.

(46) In a voltage-controlled oscillator circuit 610 as exemplified in FIG. 6, the analog-to-digital converter 622 and the array of capacitors 620 may be used to perform a coarse tuning of the LC resonant circuit 618, and the varactor(s) C.sub.V may be used to perform a fine tuning of the LC resonant circuit 618.

(47) In one or more embodiments, the analog-to-digital converter 622 may comprise a flash-like ADC architecture. Differently from a conventional flash ADC, the comparators in the flash ADC 622 may be comparators with hysteresis.

(48) Hysteretic behavior of the comparators in the flash ADC 622 may advantageously provide a stable behavior of a PLL circuit comprising a VCO circuit 610 as exemplified in FIG. 6, without the need for a two-step tuning operation. As exemplified in FIG. 6, one or more embodiments may thus not involve the use of switches such as the switches S.sub.FT and S.sub.CT illustrated in FIG. 3.

(49) As exemplified in FIG. 7, which is a schematic (e.g., simplified) circuit block diagram of a voltage-controlled oscillator 610 according to one or more embodiments, the operating frequency of the voltage-controlled oscillator 610 may be set by the LC resonant circuit 618 (also referred to as “LC tank” in the present description).

(50) In one or more embodiments, the LC resonant circuit 618 may comprise an inductive component L (here exemplified by two inductors L/2 having an intermediate node 624′ coupled to node 608) having a high quality factor Q, and a capacitive component. The capacitive component of the LC resonant circuit 618 may comprise one or more (e.g., a pair of) varactors 2C.sub.VAR (e.g., small and/or application-optimized varactors) and an array (e.g., a bank) of capacitors 620 having a high quality factor Q. The capacitors in the array of capacitors 620 may be selectively coupleable between the first terminal 619a and the second terminal 619b of the LC resonant circuit 618 by respective switches.

(51) As exemplified in FIG. 7, a flash ADC 622 may be configured to sense the control voltage V.sub.C at node 608 and enable a number of switched capacitors in the array 620 as a function of the control voltage V.sub.C.

(52) The enabled capacitors in the array of capacitors 620 may thus produce a coarse tuning of the frequency of the signal generated by the voltage-controlled oscillator 610. The varactor(s) 2C.sub.VAR may be used to achieve a fine tuning of that frequency.

(53) FIG. 8 is a circuit block diagram exemplary of possible implementation details of a non-conventional flash ADC 622 and an array of switched capacitors 620 according to one or more embodiments.

(54) As exemplified in FIG. 8, the flash ADC 622 may comprise a voltage divider or “voltage ladder” (e.g., a resistive divider comprising a number of resistors R, such as a number N+1 of resistors having the same resistance value) configured to generate a number N of different voltage levels (e.g., voltage thresholds V.sub.TH1, V.sub.TH2, . . . , V.sub.THN). Such voltage levels may be equally spaced, e.g., between a reference voltage such as a ground voltage (e.g., 0 V) and a supply voltage V.sub.DD.

(55) The N voltage levels generated by the voltage divider may be provided at the second inputs (e.g., inverting inputs) of a number N of respective comparators with hysteresis 800.sub.1, 800.sub.2, . . . , 800.sub.N (also collectively designated with reference numeral 800 in the present description). The comparators with hysteresis 800 may receive at their first inputs (e.g., non-inverting inputs) the control voltage V.sub.C from node 608. The comparators with hysteresis 800 may be high-speed, low-power comparators suitable to implement flash ADC conversion. Therefore, the comparators with hysteresis 800 may collectively generate an N-bit output signal S.sub.1, S.sub.2, . . . , S.sub.N which is a thermometer code or thermometer representation of the control signal V.sub.C.

(56) In one or more embodiments, the width of hysteresis of the comparators 800 may be selected so as to facilitate the varactor(s) C.sub.V compensating frequency variations due to the enablement or disablement of a unit capacitor in the array of switched capacitors 620.

(57) As exemplified in FIG. 8, the array of switched capacitors 620 may comprise a number N of high-Q capacitors selectively coupleable between the first terminal 619a and the second terminal 619b of the LC resonant circuit 618 (e.g., in parallel to the varactor(s) 2C.sub.VAR). As exemplified herein, each capacitor may comprise a pair of capacitors 2C connected in series and having a respective switch arranged therebetween.

(58) Each of the N switches in the array of capacitors 620 may be controlled (e.g., opened and closed) as a function of the output signal of a respective comparator with hysteresis 800 (i.e., as a function of a bit S.sub.1, S.sub.2, . . . , S.sub.N of the thermometer code generated by the comparators 800). Therefore, as a function of the control voltage V.sub.C, a subset of the capacitors 2C in the array 620 may be coupled to the LC resonant circuit 618 (e.g., from no capacitors coupled to all the capacitors coupled) to implement a coarse frequency tuning.

(59) Therefore, one or more embodiments may rely on a coarse quantized tuning and a fine continuous tuning of the frequency of the signal generated by the voltage-controlled oscillator 610.

(60) For instance, the coarse frequency tuning may be quantized as M.Math.Δf, where M is an integer value ranging from 0 to N−1, N is the number of intervals into which the operating frequency range (e.g., 76 GHz to 77 GHz for long-range radar sensors, or 77 GHz to 81 GHz for short-range radar sensors) is divided, and Δf is the resulting frequency step.

(61) A number M of the N step can be selected (e.g., instantaneously) by the flash ADC 622. The coarse tuning bank, comprising the array 620 of high-Q switched capacitors 2C, facilitates varying the output frequency of the voltage-controlled oscillator 610 in a quantized manner. The flash ADC 622 may enable a number of switched capacitors 2C proportional to the control voltage V.sub.C of the PLL circuit.

(62) The small varactor(s) 2C.sub.VAR facilitate fine tuning of the output frequency of the voltage-controlled oscillator 610, so as to adjust the operating frequency within the range defined by the coarse tuning, as exemplified by the following equation:
f.sub.OP=N.sub.DIV.Math.f.sub.REF=f.sub.MIN+M.Math.Δf+V.sub.C.Math.K.sub.VCO
wherein f.sub.OP is the output frequency of the voltage controlled oscillator 610, N.sub.DIV is the (optional) frequency division factor of the feedback loop of the PLL circuit (see, e.g., block 214 in FIG. 2), f.sub.REF is the frequency of the reference signal f.sub.ref at the input of the PLL circuit (see, e.g., node 200 in FIG. 2), f.sub.MIN is the base frequency generated by the voltage-controlled oscillator 610, M is the number of capacitors in the array 620 enabled as a function of the control signal V.sub.C, Δf is the coarse tuning frequency step, and K.sub.VCO is the tuning proportionality factor of the varactor(s) 2C.sub.VAR in the voltage-controlled oscillator 610.

(63) FIG. 9 is exemplary of a coarse, quantized tuning frequency CTF defined by the array of switched capacitors 620 and a fine, continuous tuning range FTR managed via the varactor(s) 2C.sub.VAR.

(64) Therefore, in one or more embodiments a fast selection of the operating frequency may be achieved thanks to an advanced tuning system. The locking time of the PLL circuit may be set by the fine tuning loop, insofar as the flash ADC 622 may act almost instantaneously. Each flash conversion enables a specific switched capacitor of the capacitor array 620 via the high speed comparators 800 having different switching threshold voltages.

(65) It is noted that reference to a “flash ADC” is made throughout the present description to collectively designate the voltage divider and the comparators 800, which generate a thermometer code indicative of the value of the control signal V.sub.C. Irrespective of the use of the designation “flash ADC”, one or more embodiments may or may not comprise an encoder circuit configured to convert the thermometer code to a binary signal, insofar as such a conversion to a binary signal may or may not be needed in different embodiments.

(66) It is noted that the inductive component and the capacitive component in the LC resonant circuit 618 may be arranged according to various arrangements which are otherwise known to the person skilled in the art (compare, for instance, the different arrangements exemplified in FIGS. 6 and 7), without departing from the scope of this disclosure. For instance, one or more embodiments may comprise one of a Hartley oscillator, a Colpitts oscillator or a Clapp oscillator.

(67) One or more embodiments may thus provide one or more of the following advantages: fast coarse tuning suitable for use in automotive radar sensors, insofar as continuous tuning operation is preserved (no need for a two-step tuning routine); small varactors used for the fine tuning, insofar as the coarse tuning leads to an output frequency that is close to the final output frequency, with small varactors resulting in low power consumption and low phase noise; the possibility of dispensing with a clock signal; and the possibility of implementing a PLL circuit according to one or more embodiments integrated in a 28 nm FD-SOI CMOS technology.

(68) As exemplified in FIG. 10, one or more embodiments may be applied in a vehicle V. The vehicle V may comprise a power supply system 1000, a control unit 1002 (e.g., a microcontroller unit, MCU) and a radar sensor 1004.

(69) The radar sensor 1004 may comprise a PLL circuit 1006, a transmitter circuit 1008, a receiver circuit 1010, transmitter antenna 1012, and a receiver antenna 1014.

(70) The power supply system 1000 may provide a supply voltage (e.g., equal to 1 V or 3.3 V) to the radar sensor 1004 and a supply voltage (e.g., equal to 3.3 V or 5 V) to the control unit 1002.

(71) The control unit 1002 may provide an input reference signal f.sub.ref to control the PLL circuit 1006. The PLL circuit 1006 may provide a variable-frequency signal f.sub.O to drive the transmitter circuit 1008 (e.g., according to a FMCW driving scheme). The transmitter circuit may bias the transmitter antenna 1012 accordingly, to emit a transmission signal TX.

(72) The receiver antenna 1014 may receive the echo signal RX and provide it to the receiver circuit 1010 which processes the information about the transmitted and received signals to provide information about the distance of a target object.

(73) As exemplified herein, a circuit (e.g., 610) such as a voltage-controlled oscillator may comprise: a tunable resonant circuit (e.g., 618) having a first node (e.g., 619a) and a second node (e.g., 619b) and comprising an inductance (e.g., L; L/2) coupled between said first node and said second node, a variable capacitance (e.g., C.sub.V; 2C.sub.VAR) coupled between said first node and said second node, as well as a set of capacitances (e.g., 620, 2C) selectively coupleable between said first node and said second node; an input control node (e.g., 608) coupled to said variable capacitance and to said set of capacitances, the input control node configured to receive an input control signal (e.g., V.sub.C), wherein said tunable resonant circuit is tunable as a function of said input control signal; and a biasing circuit (e.g., 616) coupled to said tunable resonant circuit and configured to bias the tunable resonant circuit to generate a variable-frequency output signal (e.g., f.sub.O) between said first node and said second node.

(74) As exemplified herein, the circuit may further comprise: a voltage divider network (e.g., V.sub.DD, R) configured to generate a set of different voltage thresholds (e.g., V.sub.TH1, V.sub.TH2, . . . , V.sub.THN); and a set of comparator circuits with hysteresis (e.g., 800.sub.1, 800.sub.2, . . . , 800.sub.N) configured to compare said input control signal to said set of different voltage thresholds to generate a respective set of control signals (e.g., S.sub.1, S.sub.2, . . . , S.sub.N).

(75) As exemplified herein, the capacitances in said set of capacitances may be selectively coupleable between said first node and said second node as a function of respective control signals in said set of control signals.

(76) As exemplified herein, the capacitances in said set of capacitances may be configured to be selectively coupled between said first node and said second node in response to a respective control signal in said set of control signals being indicative of said input control signal being higher than a respective voltage threshold in said set of different voltage thresholds.

(77) As exemplified herein, the variable capacitance may comprise a pair of variable capacitors (e.g., C.sub.V) arranged in series between said first node and said second node. Optionally, the pair of variable capacitors may have a configuration node (e.g., 624) arranged therebetween configured to receive said input control signal.

(78) As exemplified herein, the inductance may comprise a pair of inductors (e.g., L/2) arranged in series between said first node and said second node. Optionally, the pair of inductors may have a configuration node (e.g., 624′) arranged there between configured to receive said input control signal.

(79) As exemplified herein, the voltage divider network may be configured to generate equally spaced voltage thresholds.

(80) As exemplified herein, the circuit may further comprise: an input node (e.g., 200) configured to receive an input reference signal (e.g., f.sub.ref); a phase-frequency detector circuit (e.g., 202) configured to receive said input reference signal and said variable-frequency output signal; a charge pump circuit (e.g., 204) configured to receive an output signal from the phase-frequency detector circuit; and a low-pass filter (e.g., 206) configured to receive an output signal from the charge pump circuit and to generate said input control signal.

(81) As exemplified herein, a radar sensor (e.g., 1004) may comprise a circuit (e.g., 1006) according to one or more embodiments and a transmitter circuit (e.g., 1008) coupled to an antenna (e.g., 1012). The circuit in the radar sensor may be configured to receive said input reference signal from a microcontroller unit (e.g., 1002) and provide said variable-frequency output signal to said transmitter circuit.

(82) As exemplified herein, a vehicle (e.g., V) may comprise a radar sensor according to one or more embodiments.

(83) As exemplified herein, a method of operating a circuit according to one or more embodiments may comprise: receiving an input control signal at said input control node coupled to said variable capacitance and to said set of capacitances, and tuning said tunable resonant circuit as a function of said input control signal; generating a set of different voltage thresholds; comparing said input control signal to said set of different voltage thresholds to generate a respective set of control signals; selectively coupling the capacitances in said set of capacitances between said first node and said second node as a function of respective control signals in said set of control signals; and biasing the tunable resonant circuit to generate a variable-frequency output signal between said first node and said second node.

(84) As exemplified herein, said comparing may comprise comparing with hysteresis said input control signal to said set of different voltage thresholds.

(85) Without prejudice to the underlying principles, the details and embodiments may vary, even significantly, with respect to what has been described by way of example only, without departing from the extent of protection.

(86) The extent of protection is determined by the annexed claims.