Patent classifications
H
ELECTRICITY
Load children
H01
ELECTRIC ELEMENTS
Load children
H01L
SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
Load children
2224/00
Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/01
Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/26
Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/28
Structure, shape, material or disposition of the layer connectors prior to the connecting process
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/29
of an individual layer connector
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/296
with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
Load children Filter patents View analytics View as hierarchy Open in page

H01L2224/296

Electronic devices with semiconductor die coupled to a thermally conductive substrate
09589860 · 2017-03-07 · ·

An electronic device includes a semiconductor die having a lower surface, a sintered metallic layer underlying the lower surface of the semiconductor die, a thermally conductive flow layer underlying the sintered metallic layer, and a thermally conductive substrate underlying the thermally conductive flow layer.

Electronic devices with semiconductor die coupled to a thermally conductive substrate
09589860 · 2017-03-07 · ·

An electronic device includes a semiconductor die having a lower surface, a sintered metallic layer underlying the lower surface of the semiconductor die, a thermally conductive flow layer underlying the sintered metallic layer, and a thermally conductive substrate underlying the thermally conductive flow layer.