Patent classifications
H
ELECTRICITY
Load children
H01
ELECTRIC ELEMENTS
Load children
H01L
SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
Load children
29/00
Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; ; Multistep manufacturing processes therefor;
Load children Filter patents View analytics View as hierarchy Open in page
H01L29/66
Types of semiconductor device; ; Multistep manufacturing processes therefor
Load children Filter patents View analytics View as hierarchy Open in page
H01L29/68
controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
Load children Filter patents View analytics View as hierarchy Open in page
H01L29/76
Unipolar devices; , e.g. field effect transistors
Load children Filter patents View analytics View as hierarchy Open in page
H01L29/78
with field effect produced by an insulated gate
Load children Filter patents View analytics View as hierarchy Open in page
H01L29/7881
Programmable transistors with only two possible levels of programmation
Load children Filter patents View analytics View as hierarchy Open in page
H01L29/7884
charging by hot carrier injection
Load children Filter patents View analytics View as hierarchy Open in page
H01L29/7886
Hot carrier produced by avalanche breakdown of a PN junction, e.g. FAMOS
Filter patents View analytics View as hierarchy Open in page

H01L29/7886

Multi-time programmable non-volatile memory cell and associated circuits
09892787 · 2018-02-13 · ·

A multi-time programmable memory cell has a differential multi-time programmable memory cell and a second-level latch cell. The differential multi-time programmable memory cell provides a first balance signal and a second balance signal, and the second-level latch cell receives the first balance signal and the second balance signal and provides an output signal according to the first balance signal and the second balance signal based on a first latch control signal and a second latch control signal.