Patent classifications
H
ELECTRICITY
Load children
H01
ELECTRIC ELEMENTS
Load children
H01L
SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
Load children
2224/00
Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/01
Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/10
Bump connectors; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/114
by blanket deposition of the material of the bump connector
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/11426
Chemical solution deposition [CSD], i.e. using a liquid precursor
Filter patents View analytics View as hierarchy Open in page

H01L2224/11426

Nanoscale Interconnect Array for Stacked Dies
20170323867 · 2017-11-09 · ·

A microelectronic assembly including an insulating layer having a plurality of nanoscale conductors disposed in a nanoscale pitch array therein and a pair of microelectronic elements is provided. The nanoscale conductors can form electrical interconnections between contacts of the microelectronic elements while the insulating layer can mechanically couple the microelectronic elements together.

Nanoscale interconnect array for stacked dies
10600761 · 2020-03-24 · ·

A microelectronic assembly including an insulating layer having a plurality of nanoscale conductors disposed in a nanoscale pitch array therein and a pair of microelectronic elements is provided. The nanoscale conductors can form electrical interconnections between contacts of the microelectronic elements while the insulating layer can mechanically couple the microelectronic elements together.

NANOSCALE INTERCONNECT ARRAY FOR STACKED DIES
20190237437 · 2019-08-01 · ·

A microelectronic assembly including an insulating layer having a plurality of nanoscale conductors disposed in a nanoscale pitch array therein and a pair of microelectronic elements is provided. The nanoscale conductors can form electrical interconnections between contacts of the microelectronic elements while the insulating layer can mechanically couple the microelectronic elements together.

Nanoscale interconnect array for stacked dies
10304803 · 2019-05-28 · ·

A microelectronic assembly including an insulating layer having a plurality of nanoscale conductors disposed in a nanoscale pitch array therein and a pair of microelectronic elements is provided. The nanoscale conductors can form electrical interconnections between contacts of the microelectronic elements while the insulating layer can mechanically couple the microelectronic elements together.