OHMIC ALLOY CONTACT REGION SEALING LAYER

Abstract

Forming an ohmic contact sealing layer disposed at an intersection between a sidewall of an ohmic contact and a surface of a semiconductor; forming an ohmic contact sealing layer on the intersection between a sidewall of the ohmic contact and the surface of the semiconductor; and subjecting the semiconductor with the ohmic contact to a chemical etchant.

Claims

1. A method, comprising: depositing an ohmic contact sealing layer disposed at an intersection between a sidewall of an ohmic contact and a surface of a semiconductor; and subjecting the semiconductor with the ohmic contact to a wet chemistry.

2. The method recited in claim 1 wherein the sealing layer is a metal.

3. The method recited in claim 1 wherein the sealing layer is a solid dielectric

4. The method recited in claim 1 wherein the wet chemistry is an etchant.

5. The method recited in claim 2 wherein the wet chemistry is an etchant.

6. The method recited in claim 3 wherein the wet chemistry is an etchant.

7. A Field Effect Transistor (FET), comprising: a semiconductor; an ohmic contact sealing layer disposed at an intersection between a sidewall of an ohmic contact and a surface of a semiconductor; such ohmic contact sealing layer being a non-single crystal material.

8. The FET recited in claim 7 wherein the ohmic contact sealing layer is a metal.

9. The FET recited in claim 7 wherein the ohmic contact sealing layer is a solid dielectric.

10. A method for forming a Field effect Transistor, comprising: depositing an ohmic contact sealing layer disposed at: (a) an intersection between a sidewall of a source contact and a surface of a semiconductor; and (b) an intersection between a sidewall of the drain contact and the surface of the semiconductor; forming a notch in the surface of the semiconductor between the source contact and the drain contact; and forming a gate contact in the notch, such gate contact being in contact with the semiconductor.

11. The method recited in claim 10 including forming a passivation layer over the ohmic contact sealing layer.

12. The method recited in claim 10 wherein the ohmic contact seal comprises a solid dielectric.

13. The method recited in claim 10 wherein the ohmic contact sealing layer comprises a metal.

14. The method recited in claim 13 wherein the gate contact and the ohmic contact sealing layer comprise the same metal.

15. The method recited in claim 12 wherein the ohmic contact sealing layer is formed before forming the notch.

16. The method recited in claim 14 wherein the ohmic contact sealing layer is formed subsequent to forming the notch.

17. The method recited in claim 12 wherein the ohmic contact sealing layer is formed subsequent to forming the notch.

18. The method recited in claim 10 wherein the semiconductor comprises an upper semiconductor layer and a lower semiconductor layer, and wherein the source contact and drain contact are in contact with an upper surface of the upper semiconductor layer and wherein the notch passes from the upper surface, through the first semiconductor layer, to the second semiconductor layer.

19. The method recited in claim 11 wherein the semiconductor comprises an upper semiconductor layer and a lower semiconductor layer, and wherein the source contact and drain contact are in contact with an upper surface of the upper semiconductor layer and wherein the notch passes from the upper surface, through the first semiconductor layer, to the second semiconductor layer.

20. A Field Effect Transistor (FET), comprising: an ohmic contact sealing layer disposed at: (a) an intersection between a sidewall of a source contact and the surface of a semiconductor; and (b) an intersection between a sidewall of the drain contact and the surface of the semiconductor, wherein the ohmic contact sealing layer is spaced from a gate contact by a gap in the ohmic contact sealing layer between the source contact and the gate contact and a gap between the drain electrode and the gate electrode; and wherein the ohmic contact sealing layer comprises a non-single crystal material.

21. A Field Effect Transistor (FET) comprising: a source contact in ohmic contact with a surface of an upper semiconductor layer; a drain contact in ohmic contact with the surface of the upper semiconductor layer; wherein the upper semiconductor layer has a notch in the surface of the semiconductor between the source contact and the drain contact, the notch terminating in a lower semiconductor layer, a gate contact disposed in the notch and in contact with the lower semiconductor layer; and an ohmic contact sealing layer disposed at: (a) an intersection between a sidewall of the source contact and the surface of the upper semiconductor layer; and (b) an intersection between a sidewall of the drain contact and the surface of the upper semiconductor layer; wherein the ohmic contact sealing layer is spaced from the gate contact by a gap in the ohmic contact sealing layer between the source contact and the gate contact and a gap between the drain electrode and the gate electrode; and wherein the ohmic contact sealing layer comprises a non-single crystal material.

22. The FET recited in claim 21 wherein the ohmic contact sealing layer is solid dielectric.

23. The FET recited in claim 21 wherein the ohmic contact sealing layer is metal.

24. The FET recited in claim 14 wherein a portion of the metal is disposed on the source contact and the upper semiconductor layer, a portion of the metal is disposed on the drain contact and the upper semiconductor layer, and the gate contact comprises a third portion of the metal.

25. The FET recited in claim 24 wherein the third portion of the metal is in Schottky contact with the lower semiconductor layer.

26. A method for forming a Field Effect Transistor (FET), comprising forming a material over a source ohmic contact metal and over a drain ohmic contact metal, such material comprising portions of a gate Schottky contact metal.

27. The method recited in claim 26 wherein the source contact and the drain contact comprise nickel.

28. The method recited in claim 27 wherein the FET comprises Gallium Arsenide.

29. The method recited in claim 26 wherein the material is an oxidation retardation material to retard oxidation of the source ohmic contact metal the drain ohmic contact metal.

30. The method recited in claim 26 wherein the material retards leaching of the ohmic contact metal during processing subsequent to the forming of the ohmic contact metal.

31. A Field Effect Transistor (FET), comprising: a semiconductor, a source contact in ohmic contact with a first portion of a surface of the semiconductor; a drain contact in ohmic contact with a second portion of the surface of the semiconductor; a gate contact, disposed between the source contact and the drain contact, comprising a ohmic contact sealing, gate metal having a first portion disposed in Schottky contact with a third portion of the surface of the semiconductor, such third portion of the surface of the semiconductor being laterally spaced from both the first portion and the second portion of the surface of the semiconductor; wherein the ohmic contact sealing, gate metal has a second portion disposed at an intersection of a sidewall of the source contact and the first portion of the surface of the semiconductor; wherein the ohmic contact sealing, gate metal has a third portion disposed at an intersection between a sidewall of the drain contact and the second portion of the surface of the semiconductor, and wherein the second portion of the ohmic contact sealing, gate metal and the third portion of the ohmic contact sealing, gate metal are laterally spaced from the first portion of the gate metal.

32. The FET recited in claim 31 wherein the third portion of the surface of the semiconductor is recessed below the first portion of the surface of the semiconductor and the second portion of the surface of the semiconductor.

33. The FET recited in claim 32 wherein the source contact and drain contact comprise nickel.

34. The FET recited in claim 33 wherein the semiconductor comprises Gallium Arsenide.

35. The Field Effect Transistor (FET) recited in claim 24 wherein the second portion and the third portion of the ohmic contact sealing, gate metal retard oxidation of the source contact at the intersection between the sidewall of the source contact and the first portion of the surface of the semiconductor and retard oxidation of the of the drain contact at the an intersection between the sidewall of the drain contact and the second portion of the surface of the semiconductor.

36. The FET recited in claim 35 wherein the third portion of the surface of the semiconductor is recessed below the first portion of the surface of the semiconductor and the second portion of the surface of the semiconductor.

37. The FET recited in claim 35 wherein the source contact and the drain contact comprises nickel.

38. The FET recited in claim 37 wherein the semiconductor comprises Gallium Arsenide.

39. A Field Effect Transistor (FET), comprising: a semiconductor; an ohmic contact sealing layer disposed at an intersection between a sidewall of an ohmic contact and a surface of a semiconductor; such ohmic contact sealing layer being an polycrystalline, amorphous dielectric, or comprises metal

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0021] FIG. 1 is a simplified, diagrammatical, cross-sectional sketch of a Field Effect Transistor according to the disclosure; and

[0022] FIGS. 2A-2J are simplified, diagrammatical, cross-sectional sketches of steps used to form the Field Effect Transistor of FIG. 1 according to the disclosure.

[0023] FIG. 3 is a simplified, diagrammatical, cross-sectional sketch of a Field Effect Transistor according to an alternative embodiment of the disclosure; and

[0024] FIGS. 4A-4D are simplified, diagrammatical, cross-sectional sketches of steps used to form the Field Effect Transistor of FIG. 3 according to the alternative embodiment of the disclosure.

[0025] Like reference symbols in the various drawings indicate like elements.

DETAILED DESCRIPTION

[0026] Referring now to FIG. 1 a Field Effect Transistor (FET) 10 as show having a Gallium Arsenide (GaAs) substrate 12, a low doped or undoped GaAs epitaxial layer 14 on the upper surface of the substrate 12, and a doped, here, for example, N+ doped (for example, Silicon doped) GaAs layer 16. Source S and Drain D contact are formed on respective portions of the upper surface of the N+ doped layer 16 in a manner to be described. Suffice it to say here that source and drain metals, here for example Ni, Ge and Au, are alloyed using time and temperature in heating the structure into the respective portions of the upper surface of the N+ doped GaAs layer 16 to form alloyed ohmic contact regions 18, as shown. A Gate, G, is formed in Schottky contact with an upper portion of the undoped GaAs epitaxial layer 14 (i.e., a SCHOTTKY CONTACT REGION); it being noted that the Gate contact G passes through a notch 20 formed in a portion of the N+ doped GaAs layer 16 and which notch 20 terminates in the undoped GaAs epitaxial layer 14, as shown. It is noted that an ohmic contact sealing layer 22, to be described in detail below, is disposed as a continuous material on portions of: upper portions of the source S and drain D contacts; sidewalls of the source S and drain D contacts; and then onto portions of the alloyed ohmic contact regions 18 including the interface 23 between the source S and drain D contacts and the N alloyed ohmic contact regions 18 as shown. Here, for example the ohmic contact sealing layer is a dielectric, here for example, silicon oxide or silicon nitride. It is noted that the sealing layer 22 may be a metal, such as for example Ti, Pt and Au. It is further noted that there are gaps (GAP) between the ohmic contact sealing layer 22 and the gate contact G, as shown. Conventional passivation/classifications layers 25 and electrodes 27 are provided as shown.

[0027] Referring now to FIGS. 2A and 2B, the Gallium Arsenide (GaAs) substrate 12, the low doped or undoped GaAs epitaxial layer 14 on the upper surface of the substrate 12, and the doped, here, for example, N+ doped GaAs layer 16 are provided as shown in FIG. 2A and a mask 30 is formed and patterned over the surface with windows or openings 32 as shown in FIG. 2B.

[0028] Referring to FIG. 2C, layer 34 of metal, here for example Ni, Ge and Au deposited sequentially by evaporation over the surface, as shown; it being noted that portions of the layer 34 of metal passes through windows 32 formed in the mask 30 onto exposed portions of the surface of the N+ doped GaAs layer 16, as shown.

[0029] Referring now to FIG. 2D, the mask 30 (FIG. 2C) is lifted off leaving the portion of the metal layer 34 on the previously exposed portions of the surface of the N+ doped GaAs layer 16, as shown, forming the source S and drain D contacts, as shown.

[0030] Referring now to FIG. 2E the structure subjected to heating in a temperature range, in this example, from 400-425 degrees Centigrade, for in this example 30-60 seconds, to alloy the metal 34 with the underlying portions of the previously exposed portions of the surface of the N+ doped GaAs layer to form the alloyed ohmic contact regions 18 comprising Gallium, Arsenic, Nickel, Germanium and Gold alloy phases in the N+ doped GaAs layer, as shown. It is noted that the alloying process results in spreading of the alloyed ohmic contact regions 18 laterally beyond sidewalls the source S and Drain D contacts, as shown.

[0031] Referring now to FIG. 2F, the ohmic contact sealing layer 22 is deposited over the entire surface of the structure as shown. More particularly, here a dielectric seal is formed by depositing a continuous dielectric film over the entire wafer surface, for example silicon dioxide SiO2 deposited by Atomic Layer Deposition (ALD).

[0032] Referring to FIG. 2G, a photoresist mask 35 is formed over the ohmic contact sealing layer 22, such mask 35 having widows 37 as shown. An etchant, here for example hydrofluoric acid, is brought into contact with the masked surface removing the portions of the ohmic contact sealing layer 22 exposed by the windows 37 to produce, after stripping off mask 35, the structure shown in FIG. 2H.

[0033] Referring to FIG. 2I, a mask 50 is formed over the structure having a window 21 over the upper surface of the structure where the notch 20 is to be formed, as shown. The notch 20 (FIG. 1) is formed as shown in FIG. 2I, using a suitable wet chemical etchant, here for example citric acid. It is noted that the sealing layer 22 prevents oozing of Ni in the Source S and drain D contacts from the alloyed contact regions 18.

[0034] After the mask 50 is removed, a new mask 51, as shown in FIG. 2J is formed having a window 23 formed therein over the notch 20, as shown. A gate metal 52 is deposited over the mask 51 and through the window 23 in the photoresist 51 onto a portion of the surface of the notch 20 exposed by the window 23, as shown in FIG. 2J.

[0035] The mask 51 is lifted off thereby removing the metal 52 thereon but leaving the portion of the gate metal 52 in the notch 20 to form the gate contact G in Schottky contact with the SCHOTTKY CONTACT REGION (SCR). Conventional passivation/glassification layer 25 and contact metal layer 27 are then provided in any conventional manner to produce the FET 10 as shown in FIG. 1.

[0036] Is should be understood that the dielectric seal layer under other portions of a MMIC circuit besides the FETs can be left to provide early passivation.

[0037] Referring now to FIG. 3, a Field Effect Transistor (FET) 10′ is show having a Gallium Arsenide (GaAs) substrate 12, a low doped or undoped GaAs epitaxial layer 14 on the upper surface of the substrate 12, and a doped, here, for example, N+ doped (for example, Silicon doped) GaAs layer 16. Source S and Drain D contact are formed on respective portions of the upper surface of the N+ doped layer 16 in a manner to be described. Suffice it to say here that source and drain metals, here for example Ni, Ge and Au, are alloyed using time and temperature in heating the structure into the respective portions of the upper surface of the N+ doped GaAs layer 16 to form alloyed ohmic contact regions 18, as shown.

[0038] A Gate, G, contact is formed in Schottky contact with an upper portion of the undoped GaAs epitaxial layer 14 SCHOTTKY CONTACT REGION (SCR); it being noted that the Gate contact passes through a notch 20 formed in a portion of the N+ doped GaAs layer 16 and which notch 20 terminates in the undoped GaAs epitaxial layer 14, as shown. It is noted that an ohmic contact sealing layer/Schottky contact material 22′, to be described in detail below, is disposed as a continuous material on portions on: upper portions 22′b of the source S and drain D contacts; sidewalls of the source S and drain D contacts; and then onto portions of the alloyed ohmic contact regions 18 including the interface 23 between the source S and drain D contacts and the N alloyed ohmic contact regions 18 as shown. As will be described below, a portion 22′a of the ohmic contact sealing layer/Schottky contact material 22′ is used for the gate contact G. Ohmic contact seal 22′b and gate contact 22′a are formed of the same material 22′ and they are formed on the FET 10′ at the same processing step. Here, for example the ohmic contact sealing layer/Schottky contact material 22′ material is Ti, Pt and Au. It is noted that there is are gaps (GAP) between the portion 22′a of the ohmic contact sealing layer/Schottky contact material 22′ and the portion 22′b of ohmic contact sealing layer/Schottky contact material 22′, as shown. Conventional passivation/glassification layers 25 and electrodes 27 are provided as shown.

[0039] Referring now to FIG. 4A, in this embodiment, after forming the structure shown in FIG. 2E: A mask 40′ is formed over the upper surface having a window 42′ to expose a portion of layer 16 where a notch 20 is to be formed, as shown. The notch 20 (FIG. 4B) is formed as shown in FIG. 4B, using a suitable wet chemical etchant, here for example citric acid; and the mask 40′ is removed, as shown in FIG. 4C.

[0040] Referring to FIG. 4D, a mask 50′ is formed over the structure as shown; and the ohmic contact sealing layer/Schottky contact material 22′, here for example Ti, Pt and Au deposited by evaporation, passes through windows 52 in the mask 50′, as shown. After the mask 50′ is lifted off, the FET 10′ is thereby formed as shown in FIG. 3. These steps simultaneously form: the Schottky contact for the Gate electrode G 22′a (FIG. 3) between the ohmic contact sealing layer/Schottky contact material 22′ and the low doped GaAs layer 14; and another portion of the ohmic contact sealing layer/Schottky contact material 22′, the portion 22b′ (FIG. 3): on the source and drain contacts S and D; on the alloyed regions 18; and on the N+ doped GaAs layer 16; it being noted that portion 22′b is in contact with the alloyed regions 18 and on the N+ doped GaAs layer 16. The portion 22′b is an oxidation retardation material to retard oxidation of the source ohmic contact metal and the drain ohmic contact metal, thereby retarding leaching of the ohmic contact metal during processing steps that are subsequent to the formation of the ohmic contact metal. Conventional passivation/glassification layers 25 and electrodes 27 (FIG. 3) are formed, as shown.

[0041] A number of embodiments of the disclosure have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the disclosure. Accordingly, other embodiments are within the scope of the following claims.