ELECTRONIC ASSEMBLY HAVING MULTIPLE SUBSTRATE SEGMENTS

Abstract

An electronic assembly (100) includes a mechanical carrier (102), a plurality of integrated circuits (104A, 104B) disposed on the mechanical carrier, a fan out package (108) disposed on the plurality of integrated circuits, a plurality of singulated substrates (112A, 112B) disposed on the fan out package, a plurality of electronic components (114A, 114B) disposed on the plurality of singulated substrates, and at least one stiffness ring (116A, 116B, 116C) disposed on the plurality of singulated substrates. A method for constructing an electronic assembly includes identifying a group of known good singulated substrates, joining the group of known good singulated substrates into a substrate panel, attaching at least one bridge to the substrate panel that electrically couples at least two of the known good singulated substrates, and mounting a plurality of electronic components onto the substrate panel, each electronic component of the plurality of electronic components corresponding to a respective known good singulated substrate.

Claims

1. An electronic assembly comprising: a mechanical carrier; a plurality of integrated circuits disposed on the mechanical carrier; a fan out package disposed on the plurality of integrated circuits; a plurality of singulated substrates disposed on the fan out package; a plurality of electronic components disposed on the plurality of singulated substrates; and at least one stiffness ring disposed on the plurality of singulated substrates and surrounding at least some of the plurality of electronic components.

2. The electronic assembly of claim 1, wherein the mechanical carrier is a heat spreader.

3. The electronic assembly of claim 1, further comprising an encapsulant disposed on the mechanical carrier that surrounds the plurality of integrated circuits.

4. The electronic assembly of claim 1, wherein the fan out package is a Redistribution Layer (RDL) package.

5. The electronic assembly of claim 1, wherein at least some of the plurality of singulated substrates are substrates having embedded capacitors.

6. The electronic assembly of claim 1, further comprising a plurality of electrical connections between a first singulated substrate and a second singulated substrate of the plurality of singulated substrates.

7. The electronic assembly of claim 6, wherein the stiffness ring includes the plurality of electrical connections.

8. A method for constructing an electronic assembly comprising: identifying a group of known good singulated substrates of a plurality of singulated substrates; joining the group of known good singulated substrates into a substrate panel; attaching at least one bridge to the substrate panel that electrically couples at least two of the known good singulated substrates of the group of known good singulated substrates; and mounting a plurality of electronic components onto the substrate panel, each electronic component of the plurality of electronic components corresponding to a respective known good singulated substrate of the group of known good singulated substrates.

9. The method of claim 8, further comprising singulating the plurality of substrates from a constructed panel.

10. The method of claim 8, wherein the plurality of singulated substrates comprise Printed Circuit Boards (PCBs).

11. The method of claim 8, wherein at least some of the plurality of singulated substrates are substrates having embedded capacitors.

12. The method of claim 8, further comprising applying solder balls to at least some of the known good singulated substrates of the substrate panel, wherein the plurality of electronic components is mounted to the substrate panel via the solder balls.

13. The method of claim 8, wherein the at least one bridge attaches to the substrate panel via solder balls.

14. A method for repairing an electronic assembly comprising: identifying a bad substrate of a plurality of substrates of a substrate panel; extracting the bad substrate of the plurality of substrates of the substrate panel to create an opening in the substrate panel; identifying a known good substrate; and installing the known good substrate in the opening in the substrate panel.

15. The method of claim 14, further comprising attaching at least one bridge to the substrate to electrically couple the known good substrate to at least one other substrate of the substrate panel.

16. The method of claim 14, further comprising attaching at least one bridge to the substrate to stabilize the known good substrate within the substrate panel.

17. The method of claim 14, wherein the known good substrate is a Printed Circuit Board (PCB).

18. The method of claim 14, wherein the known good substrate includes embedded capacitors.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0010] FIG. 1 is a side view diagram illustrating a three-dimensional electronic assembly constructed according to the present disclosure.

[0011] FIG. 2 is a top view diagram illustrating the three-dimensional electronic assembly of FIG. 1 according to the present disclosure.

[0012] FIG. 3A is a side view diagram illustrating the three-dimensional electronic assembly of FIG. 1 in a first partially completed construct according to the present disclosure.

[0013] FIG. 3B is a side view diagram illustrating the three-dimensional electronic assembly of FIG. 1 in a second partially completed construct according to the present disclosure.

[0014] FIG. 3C is a flow chart illustrating a method for constructing the three-dimensional electronic assembly of FIG. 1.

[0015] FIG. 4A is a top view diagram illustrating a portion of a substrate panel according to the present disclosure.

[0016] FIG. 4B is a sectional diagram illustrating the portion of the substrate panel of FIG. 4A according to the present disclosure.

[0017] FIG. 5A is a side view diagram illustrating a partial construct of a three-dimensional electronic assembly according to an embodiment of the present disclosure.

[0018] FIG. 5B is a top view diagram illustrating the three-dimensional electronic assembly of FIG. 5A.

[0019] FIG. 5C is a flow chart illustrating a method for constructing the three-dimensional electronic assembly of FIG. 5A.

[0020] FIG. 6A is a top view diagram illustrating a portion of a substrate panel having a defective substrate according to an embodiment of the present disclosure.

[0021] FIG. 6B is a sectional diagram illustrating the portion of the substrate panel of FIG. 6A.

[0022] FIG. 7A is a top view diagram illustrating the portion of the substrate panel of FIG. 6A having the defective substrate removed according to an embodiment of the present disclosure.

[0023] FIG. 7B is a sectional diagram illustrating the portion of the substrate panel of FIG. 7A.

[0024] FIG. 8A is a top view diagram illustrating the portion of the substrate panel of FIG. 6A having the defective substrate replaced with a new substrate according to an embodiment of the present disclosure.

[0025] FIG. 8B is a sectional diagram illustrating the portion of the substrate panel of FIG. 8A.

[0026] FIG. 8C illustrates a three-dimensional electronic assembly that includes two substrates that are electrically coupled after replacement of the defective substrate with the new substrate.

[0027] FIG. 8D illustrates a three-dimensional electronic assembly that includes two substrates that are electrically coupled via bridge after replacement of the defective substrate with the new, known good substrate.

[0028] FIG. 9 is a flow chart illustrating a method for replacing a defective substrate of a substrate panel according to an embodiment of the present disclosure.

DETAILED DESCRIPTION OF THE INVENTION

[0029] FIG. 1 is a side view diagram illustrating a three-dimensional electronic assembly constructed according to the present disclosure. The electronic assembly 100 includes a mechanical carrier 102 that may also serve as a heat spreader. A plurality of integrated circuits (ICs) 104A and 104B are disposed on the mechanical carrier 102 and may couple to the mechanical carrier 102 via adhesive 118A and 118B, respectively. An encapsulant 106 may be disposed on the mechanical carrier 102 such that it surrounds the plurality of ICs 104A and 104B.

[0030] A fan out package 108 is disposed on the plurality of ICs 104A and 104B (and the encapsulant 106). The fan out package 108 may be a Redistribution Layer (RDL) package, e.g., flip chip package, which may couple to the plurality of ICs 104A and 104B via Die to Die (D2D) bonding. Alternately, the fan out package 108 may be a Printed Circuit Board (PCB).

[0031] A plurality of singulated substrates 112A and 112B are disposed on the fan out package 108 and may be electrically and mechanically coupled to the fan out package 108 via solder balls 110. A plurality of electronic components 114A and 114B are disposed on the plurality of singulated substrates 112A and 112B. At least one stiffness ring 116A, 116B and/or 116C is/are disposed on the plurality of singulated substrates 112A and 112B and may surround at least some of the plurality of electronic components 114A and 114B. The plurality of electronic components 114A and 114B may couple to respective singulated substrates 112A and 112B via solder balls 118. In at least one embodiment, the at least some of the plurality of singulated substrates 112A and 112B are substrates having embedded capacitors.

[0032] FIG. 2 is a top view diagram illustrating the three-dimensional electronic assembly of FIG. 1 according to the present disclosure. As shown, the electronic assembly 100 may include a plurality of electrical connections 120 between a first singulated substrate 112A and a second singulated substrate 112B of the plurality of singulated substrates. In some embodiments, the stiffness ring includes the plurality of electrical connections 120. In other embodiments, the electrical connections 120 and the stiffness rings 116A, 116B and/or 116C are differing components.

[0033] FIG. 3A is a side view diagram illustrating the three-dimensional electronic assembly of FIG. 1 in a first partially completed construct according to the present disclosure. In the first partially completed construct of FIG. 3A, the electronic assembly 100 is shown to have had the solder balls 110 placed on top of the fan out package 108.

[0034] FIG. 3B is a side view diagram illustrating the three-dimensional electronic assembly of FIG. 1 in a second partially completed construct according to the present disclosure. In the second partially completed construct of FIG. 3B, the electronic assembly 100 is shown to have had the singulated substrates 112A and 112B mounted on to the solder balls 110 residing on top of the fan out package 108. Further, solder balls 118 have been formed on top of the singulated substrates 112A and 112B and the at least one stiffness ring 116A, 116B and/or 116C is/are disposed on the plurality of singulated substrates 112A and 112B.

[0035] FIG. 3C is a flow chart illustrating a method for constructing the three-dimensional electronic assembly of FIG. 1. The method 300 begins with attaching a plurality of integrated circuits onto a mechanical carrier, which may serve also serve as a heat spreader (step 302). The connection between the plurality of integrated circuits and the mechanical carrier may be via D2D bonding. Next, the method 300 includes attaching a fan out package, which may be an RDL package, onto the plurality of integrated circuits (step 304). The method 300 continues with attaching a plurality of singulated substrates onto the fan out package (step 306). According to one aspect, the singulated substrates are known good singulated substrates. According to another aspect, the connection is via solder balls. The method 300 continues with attaching a plurality of electronic components onto the plurality of singulated substrates, which may be via solder balls (step 308). The method 300 concludes with attaching a stiffness ring onto the plurality of singulated substrates (step 310). Note that in another embodiment, the steps 308 and 310 may be performed in an order differing from that illustrated in FIG. 3C.

[0036] FIG. 4A is a top view diagram illustrating a portion of a substrate panel according to the present disclosure. The portion of the substrate panel 400 includes a plurality of substrates 112C and 112D held together via a molding compound 402. With the embodiment of FIG. 4A, the plurality of substrates 112C and 112D are known good substrates. FIG. 4B is a sectional diagram illustrating the portion of the substrate panel of FIG. 4A according to the present disclosure. The sectional diagram of FIG. 4B is taken along section 450 of FIG. 4A to show that the molding compound 402 couples together the plurality of substrates 112C and 112D to form the portion of a substrate panel 400. With the embodiment of FIGS. 4A and 4B as well as FIGS. 5A, 5B, and 5C, the substrates 112C and 112D are PCBs. However, in differing embodiments, the substrates 112C and 112D could be differing substrate types, e.g., semiconductors having embedded capacitors.

[0037] FIG. 5A is a side view diagram illustrating a partial construct of a three-dimensional electronic assembly according to an embodiment of the present disclosure. FIG. 5B is a top view diagram illustrating the three-dimensional electronic assembly of FIG. 5A. Referring to both FIGS. 5A and 5B, the three-dimensional electronic assembly 500 includes the plurality of substrates 112C and 112D held together by the molding compound 402. In the embodiment of FIG. 5A, the substrates 112C and 112D are PCBs. Substrate 112C includes conductors 502C, a core 503C, and conductors 504C in a sandwich structure. Further, substrate 112C includes conductors 502D, a core 503D, and conductors 504D in a sandwich structure. Solder balls 110 attach to the substrates 112C and 112D to support future mounting to, e.g., a fan out package, as was shown in FIG. 1. Mounted on the substrates 112C and 112D via solder balls 118 are electronic components 114A and 114B, respectively. A bridge 506 having electrical connections electrically intercouples the substrates 112C and 112D and may attach thereto via solder balls in some embodiments. Alternately, the bridge 506 may attached via a D2D connection and act as an interposer.

[0038] FIG. 5C is a flow chart illustrating a method for constructing the three-dimensional electronic assembly of FIG. 5A. The method 510 for constructing the electronic assembly includes identifying a group of known good singulated substrates of a plurality of singulated substrates (step 512). The method 510 then includes joining the group of known good singulated substrates into a substrate panel, e.g., using a molding compound (step 514). The method further includes attaching at least one bridge to the substrate panel that electrically couples at least two of the known good singulated substrates of the group of known good singulated substrates (step 516). The method concludes with mounting a plurality of electronic components onto the substrate panel, each electronic component of the plurality of electronic components corresponding to a respective known good singulated substrate of the group of known good singulated substrates (step 518). Note that the order of steps 516 and 518 may be reversed in other embodiments.

[0039] The method 510 of FIG. 5C may further include singulating the plurality of substrates from a constructed panel. The plurality of singulated substrates may be PCBs. At least some of the plurality of singulated substrates may be substrates having embedded capacitors.

[0040] The method 510 may further include applying solder balls to at least some of the known good singulated substrates of the substrate panel, wherein the plurality of electronic components is mounted to the substrate panel via the solder balls. Further, with the method 510 of FIG. 5C, the at least one bridge may attach to the substrate panel via solder balls.

[0041] FIG. 6A is a top view diagram illustrating a portion of a substrate panel having a defective substrate according to an embodiment of the present disclosure. FIG. 6B is a sectional diagram taken along section line 602 illustrating the portion of the substrate panel of FIG. 6A. Referring to both FIGS. 6A and 6B, the substrate panel 600 includes substrates 112I and 112J. Substrate 112I is defective.

[0042] FIG. 7A is a top view diagram illustrating the portion of the substrate panel of FIG. 6A having the defective substrate removed according to an embodiment of the present disclosure. FIG. 7B is a sectional diagram taken along section line 702 illustrating the portion of the substrate panel of FIG. 7A. Referring to both FIGS. 7A and 7B, the defective substrate 112I has been removed.

[0043] FIG. 8A is a top view diagram illustrating the portion of the substrate panel of FIG. 6A having the defective substrate replaced with a new substrate according to an embodiment of the present disclosure. FIG. 8B is a sectional diagram taken along section line 802 illustrating the portion of the substrate panel of FIG. 8A. Referring to both FIGS. 8A and 8B, the defective substrate 112I has been replaced with known good substrate 112N.

[0044] FIG. 8C illustrates a three-dimensional electronic assembly 800 that includes two substrates 112N and 112J that are electrically coupled via electrical connections 812 after replacement of the defective substrate 112I with the new, known good substrate 112N.

[0045] FIG. 8D illustrates a three-dimensional electronic assembly 850 that includes two substrates 112N and 112J that are electrically coupled via bridge 852 after replacement of the defective substrate 112I with the new, known good substrate 112N.

[0046] FIG. 9 is a flow chart illustrating a method for replacing a defective substrate of a substrate panel according to an embodiment of the present disclosure. The method 900 begins by identifying a bad substrate of a plurality of substrates of a substrate panel (step 902). The method 900 continues with extracting the bad substrate of the plurality of substrates of the substrate panel to create an opening in the substrate panel (step 904). The method 900 next includes identifying a known good substrate (step 906). The method 900 next includes installing the known good substrate in the opening in the substrate panel (step 908).

[0047] The method 900 may include electrically connecting the known good substrate to a neighboring substrate as illustrated in FIG. 8C. The method 900 optionally includes attaching at least one bridge to the known good substrate and a neighboring substrate to electrically couple the known good substrate to at least one other substrate of the substrate panel (step 910). This structure was previously illustrated in FIG. 8D. Further, the method 900 optionally includes attaching at least one bridge, e.g., D2D bridge, to the substrate to stabilize the known good substrate within the substrate panel similarly as was illustrated in FIG. 1 (step 912). With the method 900 of FIG. 9, the known good substrate may be a PCB. Further, the known good substrate may include embedded capacitors.

[0048] The concepts described herein may be extended to apply to more than a two by one substrate panel. Such substrate panels may include an array of substrates organized in a grid pattern with more than two substrates, e.g., MN array of substrates, wherein each of M and N are non-zero integers exceeding two. The grid pattern may be square, rectangular, substantially circular (to meet a disc shape), or may have another shape. The substrates of the substrate panel may fully populate the grid pattern. Alternately, there may be unpopulated locations within the grid pattern.

[0049] The system and methods above has been described in general terms as an aid to understanding details of embodiments of the present invention. Other embodiments of the present include the described application for electric vehicles. In the description herein, numerous specific details are provided, such as examples of components and/or methods, to provide a thorough understanding of embodiments of the present invention. One skilled in the relevant art will recognize, however, that an embodiment of the invention can be practiced without one or more of the specific details, or with other apparatus, systems, assemblies, methods, components, materials, parts, and/or the like. In other instances, well-known structures, materials, or operations are not specifically shown or described in detail to avoid obscuring aspects of embodiments of the present invention.

[0050] Reference throughout this specification to one embodiment, an embodiment, or a specific embodiment means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention and not necessarily in all embodiments. Thus, respective appearances of the phrases in one embodiment, in an embodiment, or in a specific embodiment in various places throughout this specification are not necessarily referring to the same embodiment. Furthermore, the particular features, structures, or characteristics of any specific embodiment of the present invention may be combined in any suitable manner with one or more other embodiments. It is to be understood that other variations and modifications of the embodiments of the present invention described and illustrated herein are possible in light of the teachings herein and are to be considered as part of the spirit and scope of the present invention.

[0051] It will also be appreciated that one or more of the elements depicted in the drawings/figures can also be implemented in a more separated or integrated manner, or even removed or rendered as inoperable in certain cases, as is useful in accordance with a particular application.

[0052] Additionally, any signal arrows in the drawings/Figures should be considered only as exemplary, and not limiting, unless otherwise specifically noted. Furthermore, the term or as used herein is generally intended to mean and/or unless otherwise indicated. Combinations of components or steps will also be considered as being noted, where terminology is foreseen as rendering the ability to separate or combine is unclear.

[0053] As used in the description herein and throughout the claims that follow, a, an, and the includes plural references unless the context clearly dictates otherwise. Also, as used in the description herein and throughout the claims that follow, the meaning of in includes in and on unless the context clearly dictates otherwise.

[0054] The foregoing description of illustrated embodiments of the present invention, including what is described in the Abstract, is not intended to be exhaustive or to limit the invention to the precise forms disclosed herein. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes only, various equivalent modifications are possible within the spirit and scope of the present invention, as those skilled in the relevant art will recognize and appreciate. As indicated, these modifications may be made to the present invention in light of the foregoing description of illustrated embodiments of the present invention and are to be included within the spirit and scope of the present invention.

[0055] Thus, while the present invention has been described herein with reference to particular embodiments thereof, a latitude of modification, various changes and substitutions are intended in the foregoing disclosures, and it will be appreciated that in some instances some features of embodiments of the invention will be employed without a corresponding use of other features without departing from the scope and spirit of the invention as set forth. Therefore, many modifications may be made to adapt a particular situation or material to the essential scope and spirit of the present invention. It is intended that the invention not be limited to the particular terms used in following claims and/or to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include any and all embodiments and equivalents falling within the scope of the appended claims. Thus, the scope of the invention is to be determined solely by the appended claims.