Method to form ultrashallow junctions using atomic layer deposition and annealing

Abstract

A method for processing a substrate includes providing a substrate with a layer including a material selected from a group consisting of silicon (Si), germanium (Ge) and silicon germanium. The method includes depositing a first layer on the layer of the substrate using atomic layer deposition (ALD). The method includes depositing a second layer on the first layer using ALD. Depositing one of the first layer and the second layer includes depositing phosphorus oxide and depositing the other one of the first layer and the second layer includes depositing antimony oxide. The method includes annealing the substrate to drive antimony and phosphorus from the first layer and the second layer into the layer of the substrate to create a junction.

Claims

1. A method comprising: depositing a first layer on a layer of a substrate using atomic layer deposition (ALD), the layer including a material selected from a group consisting of silicon (Si), germanium (Ge) and silicon germanium (Si.sub.1-xGe.sub.x); depositing a second layer on the first layer using ALD, wherein depositing one of the first layer and the second layer includes depositing phosphorus oxide and depositing the other one of the first layer and the second layer includes depositing antimony oxide; wherein depositing the one of the first layer and the second layer includes performing a plurality of ALD supercycles; and wherein each of the plurality of ALD supercycles includes depositing N phosphorus oxide layers and M silicon oxide layers, where M and N are integers greater than zero; and annealing the substrate to drive antimony and phosphorus from the first ayer and the second layer into the layer of the substrate to create a junction.

2. The method of claim 1, wherein annealing the substrate comprises annealing the substrate sequentially after depositing the second layer.

3. The method of claim 1, wherein annealing the substrate comprises annealing the substrate sequentially after depositing a cap layer on the second layer.

4. The method of claim 1, wherein: depositing the first layer comprises performing the plurality of ALD supercycles; and depositing the second layer comprises depositing the antimony oxide.

5. The method of claim 1, wherein: depositing the second layer comprises performing the plurality of ALD supercycles; and depositing the first layer comprises depositing the antimony oxide.

6. The method of claim 1, further comprising etching the first and second layers.

7. The method of claim 1, wherein the substrate includes trenches having an aspect ratio that is greater than 4:1.

8. The method of claim 1, wherein the antimony oxide is deposited during T ALD cycles and wherein T is in a range from 80 to 100.

9. The method of claim 1, wherein the plurality of ALD supercycles is in a range from 20 to 60.

10. The method of claim 1, wherein the plurality of ALD supercycles is in a range from 35 to 45.

11. The method of claim 1, wherein N is in a range from 3 to 7 and M is in a range from 1 to 3.

12. The method of claim 1, wherein: the first layer has a thickness in a range from 2 nm to 10 nm; and the second layer has a thickness in a range from 2 nm to 10 nm.

13. The method of claim 1, wherein the junction is an ultrashallow junction.

14. The method of claim 13, wherein the ultrashallow junction has a depth in a range from 4 nm to 10 nm after annealing.

15. The method of claim 13, wherein the layer of the substrate includes germanium and wherein doping levels in the ultrashallow junction are greater than or equal to 1E20 atoms/cm.sup.3 at a surface of the layer of the substrate and greater than or equal to 1E17 atoms/cm.sup.3 below the surface of the layer of the substrate.

16. A method comprising: depositing a first layer on a layer of a substrate using atomic layer deposition (ALD), the layer including a material selected from a group consisting of silicon (Si), germanium (Ge) and silicon germanium (Si.sub.1-xGe.sub.x), and wherein the first layer includes phosphorus, antimony, and oxygen; wherein depositing the first layer includes depositing one or more ALD monolayers of phosphorus, one or more ALD monolayers of antimony, and one or more ALD monolayers of oxide; and annealing the substrate to drive the antimony and the phosphorus from the first layer into the layer of the substrate to create a junction, wherein annealing the substrate comprises annealing the substrate sequentially after depositing the first layer.

17. The method of claim 16, further comprising etching the first layer.

18. The method of claim 16, wherein the substrate includes trenches having an aspect ratio that is greater than 4:1.

19. The method of claim 16, wherein the junction is an ultrashallow junction having a depth in a range from 4 nm to 10 nm after annealing.

20. A method comprising: depositing a first layer on a layer of a substrate using atomic layer deposition (ALD), the layer including a material selected from a group consisting of silicon (Si), germanium (Ge) and silicon germanium (Si.sub.1-xGe.sub.x), and wherein the first layer includes phosphorus, antimony, and oxygen; wherein depositing the first layer includes depositing one or more ALD monolayers of phosphorus, one or more ALD monolayers of antimony, and one or more ALD monolayers of oxide; and annealing the substrate to drive the antimony and the phosphorus from the first layer into the layer of the substrate to create a junction, wherein the junction is an ultrashallow junction having a depth in a range from 4 nm to 10 nm after annealing.

21. A method comprising: depositing a first layer on a layer of a substrate using atomic layer deposition (ALD), wherein the substrate includes trenches having an aspect ratio that is greater than 4:1, the layer including a material selected from a group consisting of silicon (Si), germanium (Ge) and silicon germanium (Si.sub.1-xGe.sub.x), and wherein the first layer includes phosphorus, antimony, and oxygen; wherein depositing the first layer includes depositing one or more ALD monolayers of phosphorus, one or more ALD monolayers of antimony, and one or more ALD monolayers of oxide; and annealing the substrate to drive the antimony and the phosphorus from the first layer into the layer of the substrate to create a junction.

22. The method of claim 20, wherein the substrate includes trenches having an aspect ratio that is greater than 4:1.

23. The method of claim 21, wherein the junction is an ultrashallow junction having a depth in a range from 4 nm to 10 nm after annealing.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The present disclosure will become more fully understood from the detailed description and the accompanying drawings, wherein:

(2) FIGS. 1A-1C are side cross-sectional views of an example of a substrate including a first layer including phosphorus (P) and a second layer including antimony (Sb) that is deposited using atomic layer deposition (ALD) onto an underlying layer including Si, Ge or Si.sub.1-xGe.sub.x according to the present disclosure;

(3) FIG. 2 is a side cross-sectional view of the substrate of FIGS. 1A-1C after annealing is performed to drive the P/Sb into the underlying layer to form an ultrashallow junction;

(4) FIG. 3 is a flowchart of an example of a method for P/Sb co-doping of an underlying layer including Si, Ge or Si.sub.1-xGe.sub.x using atomic layer deposition and annealing according to the present disclosure;

(5) FIG. 4 is a side cross-sectional view of an example of a substrate including a P.sub.dSb.sub.eO.sub.f layer (where d, e and f are integers) that is deposited using ALD onto an underlying layer including Si, Ge or Si.sub.1-xGe.sub.x according to the present disclosure;

(6) FIG. 5 is a side cross-sectional view of the substrate of FIG. 4 after annealing;

(7) FIG. 6 is a flowchart of another example of a method for P/Sb co-doping an underlying layer including Si, Ge or Si.sub.1-xGe.sub.x using ALD and annealing according to the present disclosure; and

(8) FIG. 7 is a graph illustrating phosphorus and antimony concentration in an underlying layer as a function of depth.

(9) In the drawings, reference numbers may be reused to identify similar and/or identical elements.

DETAILED DESCRIPTION

(10) Systems and methods according to the present disclosure are used to co-dope an underlying layer such as silicon (Si), germanium (Ge) or silicon germanium (Si.sub.1-xGe.sub.x) with phosphorus (P) and antimony (Sb). A first layer includes antimony oxide (Sb.sub.x1O.sub.y1) (where x1 and y1 are integers) and a second layer includes phosphorus oxide (P.sub.x2O.sub.y2) (where x2 and y2 are integers). Alternately, the first layer includes phosphorus, antimony and oxygen. The antimony enhances the concentration of phosphorus that diffuses into the underlying layer. The first and second layers are deposited on the underlying layer using atomic layer deposition (ALD). After depositing the layers, annealing is performed. The P/Sb is driven into the underlying layer to form an ultrashallow junction. Afterwards, the first and second layers can be removed by etching and further processing of the substrate may be performed.

(11) Referring now to FIGS. 1A-1C, an example of a substrate 100 is shown. In some examples, the substrate 100 includes features 101 such as trenches. In FIG. 1A, the substrate 100 includes an underlying layer 102 and a bi-layer 104. In some examples, the bi-layer 104 includes a first layer 110 including phosphorus oxide and a second layer 114 including antimony oxide. The first and second layers 110, 114 are deposited on the underlying layer 102 using atomic layer deposition (ALD). The underlying layer 102 includes a material such as silicon (Si), germanium (Ge) or silicon germanium (Si.sub.1-xGe.sub.x).

(12) In some examples, a thickness of the first layer 110 is in a range from 2 nm to 10 nm, although other thicknesses can be used. In some examples, a thickness of the second layer 114 is in a range from 2 nm to 10 nm, although other thicknesses can be used.

(13) In FIGS. 1B-1C, the first layer 110 includes a plurality of ALD supercycle layers 118-1, 118-2, . . . and 118-S (collectively supercycle layers 118). In FIG. 1C, each ALD supercycle layer 118 includes ALD deposition of N ALD layers of P.sub.x2O.sub.y2 (shown as N ALD P.sub.x2O.sub.y2 layers 120-1, 120-2, . . . 120-N) and M layers of silicon oxide (Si.sub.x3O.sub.y3) (where x3 and y3 are integers) (collectively shown as 122), where N and M are integers greater than zero.

(14) In some examples, N is in a range from 3-7 and M is in a range from 1-3, although other values can be used. In some examples, 20 to 60 ALD supercycles are used, although additional or fewer ALD supercycles can be used. In some examples, 35 to 45 ALD supercycles are used, although additional or fewer ALD supercycles can be used. In some examples, 40 ALD supercycles are used and each ALD supercycle includes 5 cycles of P.sub.x2O.sub.y2 and 1 cycle of Si.sub.x3O.sub.y3. In some examples, the second layer 114 is deposited using T ALD cycles, where T is an integer in a range from 80 to 120. In some examples, T=100.

(15) In other examples, the first layer 110 includes antimony oxide (Sb.sub.x1O.sub.y1) and the second layer 114 includes phosphorus oxide (P.sub.x2O.sub.y2). In this example, a cap layer may be used to prevent degradation of the phosphorus oxide. In some examples, the cap layer includes oxide such as silicon oxide.

(16) In some examples, the second layer 114 includes the plurality of ALD supercycle layers (each ALD supercycle layer including ALD deposition of N ALD layers of P.sub.x2O.sub.y2 and M layers of silicon oxide (Si.sub.x3O.sub.y3) as described above). In still other examples, ALD monolayers of the phosphorus oxide (P.sub.x2O.sub.y2), antimony oxide (Sb.sub.x1O.sub.y1) and silicon oxide (Si.sub.x3O.sub.y3) are varied in other ways. For example, the ALD monolayers are deposited in a pattern of one or more adjacent ALD monolayer layers of each material. The pattern may be repeated in a specific pattern, varied in a specific manner or randomized.

(17) Referring now to FIG. 2, the substrate 100 is shown after annealing to drive P/Sb into the underlying layer 102 and to form an ultrashallow junction. The P/Sb dopants are driven into the underlying layer 102 as shown at 150. In some examples, the annealing includes flash lamp annealing, thermal annealing or rapid thermal processing (RTP). In some examples, the RTP is performed at a temperature that is greater than 800 C. In some examples, the first and second layers 110 and 114 are removed and additional processing is performed. For example, the first and second layers 110 and 114 can be removed by etching.

(18) Referring now to FIG. 3, a method 250 for co-doping an underlying layer including Si, Ge or Si.sub.1-xGe.sub.x with P/Sb is shown. At 260, a substrate is provided that includes an underlying layer. The underlying layer includes Si, Ge or Si.sub.1-xGe.sub.x. At 270, a first layer is deposited on the underlying layer using atomic layer deposition (ALD). The first layer includes P.sub.x2O.sub.y2. In some examples, the first layer is deposited using a plurality of ALD supercycles. Each of the ALD supercycles includes deposition of M P.sub.x2O.sub.y2 monolayers and N Si.sub.x3O.sub.y3 monolayers.

(19) At 280, a second layer is deposited on the first layer. The second layer is deposited on the first layer using ALD. The second layer includes antimony oxide such as Sb.sub.x1O.sub.y1. At 290, the substrate is annealed to drive the P and Sb into the underlying layer to form an ultrashallow junction.

(20) Referring now to FIG. 4-5, an example of a substrate 200 is shown. In FIG. 4, the substrate includes an underlying layer 210 made of a material selected from a group consisting of Si, Ge or Si.sub.1-xGe.sub.x. A first layer 214 is made of a material that is deposited using ALD and that includes phosphorus antimony oxide (P.sub.dSb.sub.eO.sub.f, where d, e and f are integers). In FIG. 5, the substrate 200 is shown after annealing. The P/Sb dopants are driven into the underlying layer 210 as shown at 220. The P/Sb doping forms an ultrashallow junction. In some examples, the first layer 214 is removed and further processing is performed. In some examples, the first layer 214 is removed by etching.

(21) Referring now to FIG. 6, a method 300 for co-doping an underlying layer including Si, Ge or Si.sub.1-xGe.sub.x with phosphorus (P) and antimony (Sb) is shown. At 310, a substrate is provided that includes an underlying layer. The underlying layer includes Si, Ge or Si.sub.1-xGe.sub.x. At 314, a first layer is deposited on the underlying layer using atomic layer deposition (ALD). The first layer includes P.sub.dSb.sub.eO.sub.f, where d, e and f are integers. At 318, annealing is performed to drive the P and Sb into the underlying layer to define an ultrashallow junction in the underlying layer. In some examples, the phosphorus antimony oxide layer may include individual ALD monolayers of phosphorus, antimony and oxide that are repeated in a specific pattern, varied or randomized.

(22) In some examples, the phosphorus oxide, antimony oxide, silicon oxide, and/or phosphorus antimony oxide are deposited in a plasma-enhanced (PE) ALD substrate processing system. In some examples, the PEALD system uses inductively coupled plasma (ICP) or capacitively coupled plasma (CCP). In some examples, the plasma gas mixture may include triethylantimony (TESb orSbEt.sub.3) for antimony oxide, although other precursors can be used. In some examples, the plasma gas mixture may include triethylphosphite (TEPO) (P(OEt).sub.3) for phosphorus oxide, although other precursors can be used.

(23) In some examples, the substrate includes features such as trenches. In some examples, the trenches have an aspect ratio greater than 4:1. In some examples, the trenches have an aspect ratio in a range from 4-20. In some examples, the trenches have an aspect ratio of 6:1. In some examples, the ultrashallow junction has a depth in a range from 4 nm to 10 nm after annealing. In some examples, the ultrashallow junction has a depth of 6 nm after annealing for 5 seconds of RTP at 950 C. In some examples, doping levels in the ultrashallow junction is greater than or equal to 1E20 atoms/cm.sup.3 in Ge at the surface and greater than or equal to 1E17 atoms/cm.sup.3 below the surface.

(24) In some examples, concentration profiles of the P and the Sb in the ultrashallow junction are controlled by controlling concentrations of P and Sb in the layers and the relative thicknesses of the layers. In other examples, the concentration profiles of the P and the Sb in the ultrashallow junction are controlled by a time-temperature profile of the drive-in anneal.

(25) In some examples, the underlying layer includes Ge or Si.sub.1-xGe.sub.x having a relatively high concentration of Ge. In some examples, the high concentration of Ge in Si.sub.1-xGe.sub.x comprises greater than 50%. weight of Ge in Si.sub.1-xGe.sub.x. In some examples, the high concentration of Ge in Si.sub.1-xGe.sub.x comprises greater than 75%. weight of Ge in Si.sub.1-xGe.sub.x.

(26) Referring now to FIG. 7, an example of phosphorus and antimony concentration is shown as a function of depth. The substrate includes a germanium layer arranged on a silicon layer. The phosphorus and antimony have a relatively controlled decreasing concentration as a function of depth as compared to bell-shaped doping profiles that are produced by other methods such as I.sup.2P.

(27) The foregoing description is merely illustrative in nature and is in no way intended to limit the disclosure, its application, or uses. The broad teachings of the disclosure can be implemented in a variety of forms. Therefore, while this disclosure includes particular examples, the true scope of the disclosure should not be so limited since other modifications will become apparent upon a study of the drawings, the specification, and the following claims. It should be understood that one or more steps within a method may be executed in different order (or concurrently) without altering the principles of the present disclosure. Further, although each of the embodiments is described above as having certain features, any one or more of those features described with respect to any embodiment of the disclosure can be implemented in and/or combined with features of any of the other embodiments, even if that combination is not explicitly described. In other words, the described embodiments are not mutually exclusive, and permutations of one or more embodiments with one another remain within the scope of this disclosure.

(28) Spatial and functional relationships between elements (for example, between modules, circuit elements, semiconductor layers, etc.) are described using various terms, including connected, engaged, coupled, adjacent, next to, on top of, above, below, and disposed. Unless explicitly described as being direct, when a relationship between first and second elements is described in the above disclosure, that relationship can be a direct relationship where no other intervening elements are present between the first and second elements, but can also be an indirect relationship where one or more intervening elements are present (either spatially or functionally) between the first and second elements. As used herein, the phrase at least one of A, B, and C should be construed to mean a logical (A OR B OR C), using a non-exclusive logical OR, and should not be construed to mean at least one of A, at least one of B, and at least one of C.