PACKAGE PROCESS AND PACKAGE STRUCTURE

Abstract

A package structure includes: 1) a circuit substrate; 2) a first semiconductor device disposed on the circuit substrate; 3) a first insulation layer covering a sidewall of the first semiconductor device; 4) a second insulation layer covering the first insulation layer; and 5) a third insulation layer disposed on the circuit substrate and in contact with the second insulation layer.

Claims

1. A package structure, comprising: a circuit substrate; a first semiconductor device disposed on the circuit substrate; a first insulation layer covering a sidewall of the first semiconductor device; a second insulation layer covering the first insulation layer; and a third insulation layer disposed on the circuit substrate and in contact with the second insulation layer.

2. The package structure of claim 1, wherein the first semiconductor device includes a plurality of via structures.

3. The package structure of claim 2, wherein the plurality of via structures are silicon-via structures.

4. The package structure of claim 1, wherein the third insulation layer covers the first semiconductor device.

5. The package structure of claim 1, further comprising a conductive element in the second insulation layer.

6. The package structure of claim 1, wherein a top surface of the first semiconductor device is aligned with a top surface of the first insulation layer.

7. The package structure of claim 1, wherein the second insulation layer is in contact with a top surface of the first semiconductor device.

8. The package structure of claim 1, further comprising a second semiconductor device disposed on the circuit substrate and electrically connected to the first semiconductor device.

9. The package structure of claim 8, wherein a dimension of the first semiconductor device is smaller than a dimension of the second semiconductor device.

10. The package structure of claim 8, wherein the second semiconductor device covers the first semiconductor device.

11. The package structure of claim 8, wherein the second semiconductor device covers the first insulation layer and the second insulation layer.

12. The package structure of claim 8, further comprising a fourth insulation layer covering the second semiconductor device.

13. The package structure of claim 12, wherein the fourth insulation layer is in contact with the third insulation layer.

14. The package structure of claim 12, wherein the fourth insulation layer covers the circuit substrate.

15. The package structure of claim 8, further comprising a plurality of conductive elements between the second semiconductor device and the first semiconductor device.

16. The package structure of claim 1, wherein a thickness of the first semiconductor device is smaller than or equal to 4 mil.

17. The package structure of claim 1, wherein the second insulation layer further covers a top surface of the first semiconductor device.

18. The package structure of claim 1, wherein a top surface of the first semiconductor device is exposed from the first insulation layer.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0043] The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

[0044] FIGS. 1A through 1I are cross-sectional views illustrating a package process according to one embodiment of the present invention.

[0045] FIGS. 2A through 2D are cross-sectional views illustrating a package process according to one embodiment of the present invention.

DESCRIPTION OF EMBODIMENTS

[0046] FIGS. 1A through 1I are cross-sectional views illustrating a package process according to one embodiment of the present invention.

[0047] As shown in FIG. 1A, a carrier board 110 is provided and the shape and the dimension of the carrier board 110 are similar to those of a wafer. The carrier 110 has an adhesive layer 120 configured thereon. Then, a plurality of first semiconductor devices 130 are configured on the adhesive layer 120, wherein the first semiconductor devices 130 are separated from each other and fixed on the carrier board 110 through the adhesive layer 120. In the present embodiment, each of the first semiconductor devices 130 has a plurality of conductive bumps 132 buried in the adhesive layer 120.

[0048] More clearly, in the present embodiment, before the first semiconductor devices 130 are configured on the adhesive layer 120, a plurality of openings 138 are formed in each of the first semiconductor devices 130 and each of the openings has a relatively high aspect ratio. Furthermore, an insulating layer I is formed on the inner walls of the openings 138 and then a conductive material D is formed to fill up each of the openings 138 so that the insulating layer I separate the conductive material D from the inner wall of each of the opening 138. Thereafter, the conductive bumps 132 are formed on the conductive materials D respectively.

[0049] Then, as shown in FIG. 1B, a first molding compound 140 is formed on the carrier board 110 by printing or molding, wherein the first molding compound 140 covers the sidewalls 134 of the first semiconductor devices 130 and fills gaps G1 between the first semiconductor devices 130 so as to form a chip array board A comprising the first semiconductor devices 130 and the first molding compound 140. Specifically, in the present embodiment, the chip array board A can be a board type structure composed of the first molding compound 140 and the whole first semiconductor devices 130.

[0050] Then, as shown in FIG. 1C, in the present embodiment, the chip array board A can be polished to thin the chip array board A to expose the conductive material D. In the present embodiment, the chip array board can be polished until a thickness of the chip array board is substantially smaller than or equal to 4 mil. In the present embodiment, the conductive material D, the insulating layer I and the opening 138 together form a through-silicon via (TSV) structure V.

[0051] According to the above description, the TSV technique is applied on each of the first semiconductor devices 130 for being electrically connect to the conductive bumps 132 and to other chips (not shown) later stacked onto the first semiconductor devices. In the TSV technique, for instance, the conductive paths are fabricated within the chip or within the wafer so as to form the TSV structures V perpendicular to the surface of the chip or the wafer. Therefore, the 3-dimensional stacking density of the first semiconductor devices 130 is maximized and the dimension of stacking the first semiconductor devices 130 is minimized. Hence, the signals between the first semiconductor devices 130 and the other chips stacking on the first semiconductor devices 130 can be transmitted through the TSV structures V to decrease the transmission path length between the chips and improve the signal delay phenomenon and decrease power consumption.

[0052] Thereafter, as shown in FIG. 1D, in the present embodiment, a plurality of underfills 150 can be separately formed the chip array board A by dispensing or screen printing. Each of the underfills 150 covers the corresponding first semiconductor device 130 and a portion of the first molding compound 140 enclosing the corresponding first semiconductor device 130. More clearly, each of the underfills 150 not only entirely covers the corresponding first semiconductor device 130 but also covers a portion of the first molding compound 140 enclosing the corresponding first semiconductor device 130. In other words, the dimension of the orthogonal projection of each of the underfills 150 on the carrier board 110 is larger than the dimension of the orthogonal projection of each of the first semiconductor devices 130 on the carrier board 110. The material of each of the underfills 150 includes non-contact paste (NCP1) or non-contact film (NCF1).

[0053] Then, as shown in FIG. 1E, a plurality of second semiconductor devices 160 are flip-chip bonded on the first semiconductor devices 130 respectively so that a plurality of the conductive bumps 162 of each of the second semiconductor devices 160 are bonded to the TSV structures V of the corresponding first semiconductor device 130 respectively by passing through the corresponding underfill 150. In the present embodiment, the dimension of the orthogonal projection of each of the second semiconductor devices 160 on the carrier board 110 is larger than the dimension of the orthogonal projection of each of the first semiconductor devices 130 on the carrier board 110. In other words, the dimension of each of the second semiconductor devices 160 is larger than the dimension of each of the first semiconductor devices 130.

[0054] Then, as shown in FIG. 1F, a second molding compound 170 is formed on the chip array board A by printing or molding, wherein the second molding compound 170 can selectively cover the sidewalls 164 of the second semiconductor devices 160 and the top surface 166 of the second semiconductor device 160 away from the first semiconductor device 130 to fill up gaps G2 between the second semiconductor devices 160 to protect the second semiconductor devices 160. It should be noticed that since the second molding compound 170 fills up the gaps G2 between the second semiconductor devices 160, the second molding compound 170 can strengthen the chip array board A with a relatively small thickness. Therefore, the whole second semiconductor devices 160 and the whole first semiconductor devices 130 are securely connected to one another. Moreover, in the other embodiments, the step of forming the underfills 150 can be replaced by the step of filling up a space between the second semiconductor devices 160 and the chip array board A with a portion of the second molding compound 170.

[0055] Then, as shown in FIG. 1G, the chip array board A is separated from the adhesive layer 120. Thereafter, as shown in FIG. 1G together with FIG. 1H, the second molding compound 170 and the first molding compound 140 are cut along the filled gaps G2 between the second semiconductor devices 160 to form a plurality of chip package units C1.

[0056] Accordingly, in the present embodiment, the first semiconductor devices 130 are connected together to form a chip array board A by using the first molding compound 140, and then the second semiconductor devices 160 are configured on the first semiconductor devices 130 of the chip array board A respectively and are connected together by the second molding compound 170. Thereafter, the first molding compound 140 and the second molding compound 170 are cut to form the chip package units C1. In other words, in the present embodiment, the first molding compound 140 and the second molding compound 170 are used to secure and connect the first semiconductor devices 130 and the second semiconductor devices 160, and then the first molding compound 140 and the second molding compound 170 are cut to form the chip package units C1.

[0057] Therefore, the present embodiment is not limited to the dimension relationship between the first semiconductor devices 130 and the second semiconductor devices 160. That is, the chip package unit C1 in the present embodiment can have the first semiconductor device 130 stacked by the second semiconductor device 160, in which the dimension of the first semiconductor device 130 can be larger than, equal to or smaller than the dimension of the second semiconductor device 160. In other words, the present invention can produce the package structure in which the chips with various dimensions are stacked on one another. Furthermore, since the second molding compound 170 can strengthen the chip array board A with a relatively small thickness so that, during the cutting process for forming the chip package units, the chip array board A can be prevented from being fractured. Thus, the production yield rate can be improved.

[0058] Moreover, as shown in FIG. 1H together with FIG. 1I, in the present embodiment, an underfill 190 can be formed on a circuit substrate 180 (such as printed circuit board), and one of the aforementioned chip package units C1 is configured on the circuit substrate 180 so that the first semiconductor device 130 can electrically and structurally connected to the circuit substrate 180 through the conductive bumps 132 and the underfill 190 is configured between the chip package unit C1 and the circuit hoard 180 to enclose the conductive bumps 132 of the first semiconductor device 130.

[0059] As shown in FIG. 1I, in the present embodiment, a third molding compound M is formed on the circuit substrate 180 by, for example, printing or molding. The third molding compound M can cover the sidewall W of the chip package unit C1 and the top surface 166 of the second semiconductor device 160. More clearly, a portion of the third molding compound M is configured on a portion of the second molding compound 170 covering the top surface 166. That is, the third molding compound M indirectly covers the top surface 166 of the second semiconductor device 160. Among other embodiments not shown in the drawings, the third molding compound M can cover the sidewall W of the chip package unit C1 and exposes the portion of the second molding compound covering the top surface 166.

[0060] Moreover, in the other embodiments, the step of forming the underfills 190 can be replaced by the step of filling up a space between the first semiconductor device 130 and the circuit substrate 180 with a portion of the third molding compound M. In addition, in order to electrically connect the chip package unit C1 to other electronic devices through the circuit substrate 180, a plurality of solder balls S can be formed on a bottom surface 182 of the circuit substrate 180 away from the chip package unit C1, and the solder balls S can be electrically connected to the circuit substrate 180. So far, the package structure 100 of the present embodiment is initially formed.

[0061] The details of package structure 100 shown in FIG. 1I are provided hereafter.

[0062] As shown in FIG. 1I, the package structure 100 of the present embodiment includes a first semiconductor device 130, a first molding compound 140, a second semiconductor device 160 and a second molding compound 170. In the present embodiment, the thickness T2 of the first semiconductor device 130 is substantially smaller or equal to 4 mil. For instance, the thickness T2 of the first semiconductor device 130 is substantially 2 mil.

[0063] The first molding compound 140 encloses the sidewall 134 of the first semiconductor device 130. In the present embodiment, a top surface 144 of the first molding compound 140 facing the second semiconductor device 160 is aligned with a second top surface 136 of the first semiconductor device 130 facing the second semiconductor device 160, and the thickness T1 of the first molding compound 140 is substantially equal to the thickness T2 of the first semiconductor device 130.

[0064] The second semiconductor device 160 is configured on the first semiconductor device 130 and a portion of the first molding compound 140, wherein a dimension of the second semiconductor device 160 is larger than a dimension of the first semiconductor device 130. In other words, the area of the bottom surface 168 of the second semiconductor device 160 facing the first semiconductor device 130 is smaller than the area of the top surface 136 of the first semiconductor device 130.

[0065] It should be noticed that, in the package structure 100 of the present embodiment, the chip with a relatively large dimension is configured on the chip with a relatively small dimension. Thus, the package structure 100 can be adaptive to the package structure having the memory chip with a relatively large dimension on the operational chip with a relatively small dimension. Moreover, because the thickness T2 of the first semiconductor device 130 of the present embodiment is relatively small (for instance, the thickness T2 is smaller than or equal to 4 mil), the total thickness of the package structure 100 can be decreased.

[0066] The second molding compound 170 covers the sidewall 164 of second semiconductor device 160, the top surface 166 of the second semiconductor device 160 away from the first semiconductor device 130 and the first molding compound 140, wherein the first molding compound 140 and the second molding compound 170 are individually formed, and the sidewall 142 of the first molding compound 140 is aligned with the sidewall 172 of the second molding compound 170.

[0067] In the present embodiment, the conductive bumps 162 are configured on the bottom surface 168 of the second semiconductor device 160 to be electrically connected to the first semiconductor device 130. In order to protect the conductive bumps 162, the underfill 150 can be configured between the second semiconductor device 160 and the first semiconductor device 130 and between the second semiconductor device 160 and the first molding compound 140 to enclose the conductive bumps 162 of the second semiconductor device 160. In addition, in the other embodiments, the underfill 150 can be replaced by filling the spaces between the second semiconductor device 160 and the first semiconductor device 130 and between the second semiconductor device 160 and the first molding compound 140 with a portion of the second molding compound 170.

[0068] In the present embodiment, the first semiconductor device 130 can he configured on the circuit substrate 180 so that the conductive bumps 132 of the first semiconductor device 130 can be electrically connected to the circuit substrate 180. In order to protect the conductive bumps 132, the underfill 190 can be configured between the first semiconductor device 130 and the circuit substrate 180 to enclose the conductive bumps 132.

[0069] Furthermore, in the present embodiment, the third molding compound M can be configured on the circuit substrate 180 to cover the sidewall 142 of the first molding compound 140, the sidewall 172 of the second molding compound 170 and the top surface 166 of the second semiconductor device 160 away from the first semiconductor device 130. More clearly, a portion of the third molding compound M is configured on a portion of the second molding compound 170 covering the top surface 166. That is, the third molding compound M indirectly covers the top surface 166 of the second semiconductor device 160. In other embodiments, the third molding compound M can cover the sidewall 142 of the first molding compound 140 and the sidewall 172 of the second molding compound 170 to expose the portion of the second molding compound 170 covering the top surface 166 of the second semiconductor device 160. Moreover, in the other embodiments, the underfills 190 can be replaced by the filling up a space between the first semiconductor device 130 and the circuit substrate 180 with a portion of the third molding compound M.

[0070] Further, the solder balls S are configured on the bottom surface 182 of the circuit substrate 180 away from the first semiconductor device 130. The solder balls S are electrically connected to the circuit substrate 180, and the circuit substrate 180 can be electrically connected to the other electronic devices (such as circuit substrate) through the solder balls S.

[0071] FIGS. 2A through 2D are cross-sectional views illustrating a package process according to one embodiment of the present invention.

[0072] In the present embodiment, the processes shown in FIGS. 1A through 1E can be performed first, and then, as shown in FIG. 2A, a second molding compound 210 is formed on the chip array board A. The second molding compound 210 can selectively cover the sidewalls 164 of the second semiconductor devices 160 to expose the top surface 166 of the second semiconductor device 160 away from the first semiconductor device 130 and fill up gaps G2 between the second semiconductor devices 160 to protect the second semiconductor devices 160.

[0073] Then, as shown in FIG. 2B, the chip array board A is separated from the adhesive layer 120. Thereafter, as shown in FIG. 2B together with FIG. 2C, the second molding compound 170 and the first molding compound 140 are cut along the filled gaps G2 between the second semiconductor devices 160 to form a plurality of chip package units C2. Then, in the present embodiment, the underfill 190 can be formed on the circuit substrate 180.

[0074] Moreover, as shown in FIG. 2C together with FIG. 2D, in the present embodiment, one of the aforementioned chip package units C2 can be configured on the circuit substrate 180 so that the first semiconductor device 130 can electrically and structurally connected to the circuit substrate 180 through the conductive bumps 132 and the underfill 190 is configured between the first semiconductor device 130 of the chip package unit C2 and the circuit board 180 to enclose the conductive bumps 132 of the first semiconductor device 130.

[0075] As shown in FIG. 2D, in the present embodiment, a third molding compound 220 is formed on the circuit substrate 180. The third molding compound 220 can cover the sidewall W1 of the chip package unit C2 and expose the top surface 166 of the second semiconductor device 160. So far, the package structure 200 of the present embodiment is initially formed. Among other embodiments not shown in the drawings, the third molding compound 220 can cover the sidewall W1 of the chip package unit C2 and the top surface 166.

[0076] The details of package structure 200 shown in FIG. 2D are provided hereafter.

[0077] As shown in 2D, the package structure 200 of the present embodiment and the package structure 100 shown in FIG. 1I are similar to each other, and the difference between thereto is that the second molding compound 210 and the third molding compound 220 of the package structure 200 together expose the top surface 166 of the second semiconductor device 160. Therefore, the package structure 200 can transmit the heat generated by the first semiconductor device 130 and the second semiconductor device 160 under operation to the external environment through the top surface 166 of the second semiconductor device 160. Thus, the dissipation efficiency of the package structure 200 can be improved.

[0078] Altogether, in the present invention, the first molding compound and the second molding compound are used to secure and connect the first semiconductor devices and the second semiconductor devices, and then the first molding compound and the second molding compound are cut to form the chip package units. Accordingly, the present invention can produce the package structure in which the chips with various dimensions are stacked on one another. Furthermore, since the second molding compound can strengthen the chip array board with a relatively small thickness so that the second semiconductor devices and the first semiconductor devices are securely connected to one another. Therefore, during the cutting process for forming the chip package units, the chip array board can be prevented from being fractured so that the production yield rate can be improved.

[0079] Although the invention has been described with reference to the above embodiments, it will be apparent to one of the ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Accordingly, the scope of the invention will be defined by the attached claims not by the above detailed descriptions.