Patent classifications
H
ELECTRICITY
Load children
H01
ELECTRIC ELEMENTS
Load children
H01L
SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
Load children
2224/00
Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/01
Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/26
Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/28
Structure, shape, material or disposition of the layer connectors prior to the connecting process
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/29
of an individual layer connector
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/29001
Core members of the layer connector
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/29198
with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/292
with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/29217
the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
Load children Filter patents View analytics View as hierarchy Open in page

H01L2224/29217

CHIP BONDING COMPOSITION FOR POWER SEMICONDUCTOR PACKAGE
20240383078 · 2024-11-21 · ·

Disclosed is a chip bonding composition for a power semiconductor package, which, by comprising an epoxy resin including glycidyl amine-based epoxy resin and bisphenol A type epoxy resin, a glycidyl ether-based diluent, and a polysilsesquioxane (PSQ) resin, has high thermal conductivity and adhesion, high heat dissipation characteristics, and low modulus characteristics. The chip bonding composition according to the present invention comprises: silver powder; an epoxy resin; a curing agent; a catalyst; a glycidyl ether-based diluent; and a PSQ resin.