THREE-DIMENSIONAL CIRCUIT STRUCTURE
20190393213 ยท 2019-12-26
Inventors
Cpc classification
H05K3/4046
ELECTRICITY
H01L23/564
ELECTRICITY
H05K1/0284
ELECTRICITY
H05K2203/1572
ELECTRICITY
H05K3/107
ELECTRICITY
H05K3/205
ELECTRICITY
International classification
H01L27/06
ELECTRICITY
Abstract
A three-dimensional (3D) circuit structure includes a 3D insulating substrate having at least one circuit forming zone and at least one exposed contact forming zone; at least one circuit pattern portion provided on the 3D insulating substrate and having at least one circuit trace layout layer located in the circuit forming zone and at least one exposed contact located in the exposed contact forming zone and connected to the circuit trace layout layer; and an insulating encapsulation member covering at least the circuit forming zone and the circuit trace layout layer. With the insulating encapsulation member, the circuit trace layout layer is waterproof, dustproof, scratch-resistant, peeling-proof, secure for use, and compliant with safety codes of electrical insulation, enabling the 3D circuit structure in use to have stable electrical characteristics.
Claims
1. A cylindrical three-dimensional circuit structure, comprising: a three-dimensional (3D) insulating substrate including at least one circuit forming zone and at least one exposed contact forming zone, wherein the 3D insulating substrate is a hollow cylindrical member, the at least one circuit forming zone has a circuit-trace receiving recess, and the at least one exposed contact forming zone has an exposed-contact receiving recess; at least one circuit pattern portion provided on the 3D insulating substrate and including at least one circuit trace layout layer located in the circuit forming zone and at least one exposed contact located in the exposed contact forming zone and connected to the circuit trace layout layer; an insulating encapsulation member covering at least the circuit forming zone and the circuit trace layout layer; an insulating intermediate layer located between the 3D insulating substrate and the insulating encapsulation member, wherein the insulating intermediate layer includes a conductor receiving recess and a notch, the conductor receiving recess has at least one passage section, the passage section is communicable with the circuit trace layout layer; and a conductor, wherein the conductor is strip-shaped and on the outer surface of the insulating intermediate layer, the conductor is disposed in the conductor receiving recess, the conductor has a first end, a second end and an electrical conduction section, the electrical conduction section is disposed at the first end and is communicated to one end of the circuit trace layout layer by penetrating the insulating intermediate layer through the passage section, wherein the notch is located corresponding to the exposed contact, the insulating encapsulation member includes a first notch section and a second notch section, the first notch section is located corresponding to the notch and the exposed contact, the second notch section located corresponding to the second end of the conductor, the first notch section and the second notch section are adjacently at the same side of the insulating encapsulation member, and the strip-shaped conductor extends from the electrical conduction section to a position adjacent to the exposed contact.
2. The three-dimensional circuit structure as claimed in claim 1, wherein the 3D insulating substrate is selected from the group consisting of a straight flat plate and a curved member.
3. The three-dimensional circuit structure as claimed in claim 1, wherein the circuit forming zone is in the form of a flat plate, and the circuit trace layout layer being located on a surface of the circuit forming zone; and wherein the exposed contact forming zone is in the form of a flat plate, and the exposed contacts being located on a surface of the exposed contact forming zone.
4. The three-dimensional circuit structure as claimed in claim 1, wherein the circuit forming zone is in the form of a flat plate, and the circuit trace layout layer being located on a surface of the circuit forming zone; and wherein the exposed contact forming zone is provided with at least two exposed-contact receiving recesses, and the at least one exposed contact being located in the at least two exposed-contact receiving recesses.
5. The three-dimensional circuit structure as claimed in claim 1, wherein the circuit forming zone is provided with at least one circuit-trace receiving recess and the exposed contact forming zone is provided with at least two exposed-contact receiving recesses communicable with the circuit-trace receiving recess; the circuit trace layout layer being located in the circuit-trace receiving recess, and the at least one exposed contact being located in the at least two exposed-contact receiving recesses.
6. The three-dimensional circuit structure as claimed in claim 1, wherein the circuit forming zone is located on a surface of the 3D insulating substrate, and the 3D insulating substrate includes at least two exposed contact forming zones; and the circuit trace layout layer being located in the circuit forming zone and the exposed contact forming zones respectively having one exposed contact provided therein to thereby form a single-sided 3D circuit structure.
7. The three-dimensional circuit structure as claimed in claim 1, wherein the 3D insulating substrate is provided on each of two opposite surfaces with one circuit forming zone and one exposed contact forming zone; the two circuit forming zones respectively including one circuit trace layout layer, and the two circuit trace layout layers being communicable with each other; and the two exposed contact forming zones respectively including one exposed contact; whereby a double-sided 3D circuit structure is formed.
8. The three-dimensional circuit structure as claimed in claim 7, wherein the 3D insulating substrate is provided with a passage section, via which the two circuit forming zones provided on the two opposite surfaces of the 3D insulating substrate communicate with each other; and the two circuit trace layout layers respectively including an electrical conduction section, and the two electrical conduction sections being located in the passage section to connect to each other.
9. (canceled)
10. (canceled)
Description
BRIEF DESCRIPTION OF THE DRAWINGS
[0018] The structure and the technical means adopted by the present invention to achieve the above and other objects can be best understood by referring to the following detailed description of the preferred embodiments and the accompanying drawings, wherein
[0019]
[0020]
[0021]
[0022]
[0023]
[0024]
[0025]
[0026]
[0027]
[0028]
[0029]
[0030]
[0031]
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0032] The present invention will now be described with some preferred embodiments thereof and by referring to the accompanying drawings. For the purpose of easy to understand, elements that are the same in the preferred embodiments are denoted by the same reference numerals.
[0033] Please refer to
[0034] The 3D insulating substrate 1 includes at least one circuit forming zone 11 and at least one exposed contact forming zone 12. The 3D insulating substrate 1 can be made of a plastic material, a rubber material, a thermoplastic plastic material, or an epoxy resin material. The circuit forming zone 11 is located on a surface of the 3D insulating substrate 1, and the exposed contact forming zone 12 can be located at any position on the 3D insulating substrate 1. In the illustrated first preferred embodiment, the exposed contact forming zone 12 is located on the 3D insulating substrate 1 at a position adjacent to one peripheral edge thereof.
[0035] The circuit pattern portion 2 is provided on the 3D insulating substrate 1, and includes at least one circuit trace layout layer 21 located in the circuit forming zone 11 and at least one exposed contact 22 located in the exposed contact forming zone 12 and connected to the circuit trace layout layer 21. In the illustrated first preferred embodiment, there are shown one circuit pattern portion 2, one circuit trace layout layer 21 and two exposed contacts 22, and the circuit trace layout layer 21 is integrally formed with the exposed contacts 22. The circuit pattern portion 2 can be formed of a metal material, such as copper, iron, gold or tin.
[0036] The insulating encapsulation member 3 covers at least the circuit forming zone 11 and the circuit trace layout layer 21, and can be made of a plastic material, a rubber material, a thermoplastic plastic material, or an epoxy resin material.
[0037] When fabricating the 3D circuit structure of the present invention, the circuit trace layout layer 21 can be formed in the circuit forming zone 11 and the exposed contacts 22 can be formed in the exposed contact forming zone 12 using laser, electroplating, or a combination of laser and chemical plating. Thereafter, the circuit forming zone 11 and the circuit trace layout layer 21 are covered using the encapsulation member 3, while the exposed contacts 22 are allowed to expose to an open space. In this manner, the circuit pattern portion 2 is formed on one surface of the 3D insulating substrate 1 to provide a single-sided 3D circuit structure with the circuit trace layout layer 21 enclosed in the insulating encapsulation member 3. Therefore, the circuit trace layout layer 21 of the 3D circuit structure according to the first preferred embodiment of the present invention is waterproof, dustproof, scratch-resistant, peeling-proof, secure for use, and compliant with safety codes of electrical insulation.
[0038] According to the present invention, the 3D insulating substrate 1 can be in the form of a straight flat plate or a curved member, depending on actual need in use. In the illustrated first preferred embodiment, the 3D insulating substrate 1 is in the form of a straight flat plate. Further, the circuit forming zone 11 is in the form of a flat plate, and the circuit trace layout layer 21 of the circuit pattern portion 2 is located on a surface of the circuit forming zone 11; meanwhile the exposed contact forming zone 12 is in the form of a flat plate, and the exposed contacts 22 are located on a surface of the exposed contact forming zone 12. With these arrangements, the circuit trace layout layer 21 and the exposed contacts 22 can be formed on the 3D insulating substrate 1 to follow a surface contour thereof, making the present invention more practical for use.
[0039] Please refer to
[0040] Please refer to
[0041] After the circuit pattern portion 2 is formed on the 3D insulating substrate 1, relevant electronic elements 4 can be provided on the circuit trace layout layer 21, as shown in
[0042] Please refer to
[0043] Please refer to
[0044] Please refer to
[0045] The present invention has been described with some preferred embodiments thereof and it is understood that the preferred embodiments are only illustrative and not intended to limit the present invention in any way and many changes and modifications in the described embodiments can be carried out without departing from the scope and the spirit of the invention that is intended to be limited only by the appended claims.