BONDING PAD ARCHITECTURE USING CAPACITIVE DEEP TRENCH ISOLATION (CDTI) STRUCTURES FOR ELECTRICAL CONNECTION

Abstract

A semiconductor substrate has a back side surface and a front side surface. Metallization levels are provide at the front side surface. Capacitive deep trench isolation structures extend completely through the semiconductor substrate from the front side surface to the back side surface. Each capacitive deep trench isolation structure includes a conductive region insulated from the semiconductor substrate by an insulating liner. The conductive regions at first ends of the plurality of capacitive deep trench isolation structures are electrically connected to a first metallization level by electrical contacts. A bonding pad structure is located at the back side surface of the semiconductor substrate in direct physical and electrical connection to the conductive regions at second ends of the capacitive deep trench isolation structures.

Claims

1. An integrated circuit, comprising: a semiconductor substrate having a back side surface and a front side surface; a plurality of metallization levels including metal lines and vias; a plurality of capacitive deep trench isolation structures, wherein each capacitive deep trench isolation structure extends completely through the semiconductor substrate from the front side surface to the back side surface, each capacitive deep trench isolation structure comprising a conductive region insulated from the semiconductor substrate by an insulating liner; electrical contacts between the conductive regions at first ends of the plurality of capacitive deep trench isolation structures to a first metallization level of said plurality of metallization levels; and a bonding pad structure located at the back side surface of the semiconductor substrate, wherein the bonding pad structure is directly physically and electrically connected to the conductive regions at second ends of the plurality of capacitive deep trench isolation structures.

2. The integrated circuit of claim 1, wherein the plurality of capacitive deep trench isolation structures are arranged in an intersecting pattern of rows and columns.

3. The integrated circuit of claim 1, wherein the plurality of capacitive deep trench isolation structures are arranged in a pattern of parallel rows.

4. The integrated circuit of claim 3, wherein each capacitive deep trench isolation structure has a width and a length, and wherein the length is greater than the width, and wherein the rows extend parallel to the lengths of the capacitive deep trench isolation structures.

5. The integrated circuit of claim 1, wherein the plurality of capacitive deep trench isolation structures are arranged in a pattern of parallel columns.

6. The integrated circuit of claim 5, wherein each capacitive deep trench isolation structure has a width and a length, and wherein the length is greater than the width, and wherein the columns extend parallel to the lengths of the capacitive deep trench isolation structures.

7. The integrated circuit of claim 1, wherein the bonding pad structure comprises a metal liner and a metal block over the metal liner, the metal liner being directly physically and electrically connected to the conductive regions at second ends of the plurality of capacitive deep trench isolation structures.

8. The integrated circuit of claim 1, wherein the ends of the plurality of capacitive deep trench isolation structures project beyond the back side surface of the semiconductor substrate.

9. The integrated circuit of claim 1, wherein the ends of the plurality of capacitive deep trench isolation structures are coplanar with the back side surface of the semiconductor substrate.

10. The integrated circuit of claim 1, wherein each capacitive deep trench isolation structure has a width and a length, and wherein the length is greater than the width.

11. The integrated circuit of claim 1, wherein the bonding pad structure comprises a first metal liner, a layer of tungsten over the first metal liner, a second metal liner over the layer of tungsten and a metal block over the layer of tungsten, the first metal liner being directly physically and electrically connected to the conductive regions at second ends of the plurality of capacitive deep trench isolation structures.

12. The integrated circuit of claim 11, wherein the first metal liner and the layer of tungsten over the first metal liner are further positioned at a location at the back side surface spaced apart from the bonding pad structure, and further comprising an additional pad structure in direct contact with the layer of tungsten at said location.

13-20. (canceled)

21. An integrated circuit, comprising: a semiconductor substrate having a back side surface and a front side surface; a plurality of metallization levels including metal lines and vias; a plurality of capacitive deep trench isolation structures, wherein each capacitive deep trench isolation structure extends completely through the semiconductor substrate from the front side surface to the back side surface, each capacitive deep trench isolation structure comprising a conductive region insulated from the semiconductor substrate by an insulating liner; electrical contacts between first ends of the conductive regions for the plurality of capacitive deep trench isolation structures to a first metallization level of said plurality of metallization levels; and a bonding pad structure located at the back side surface of the semiconductor substrate, wherein the bonding pad structure is directly physically and electrically connected to the second ends of the conductive regions for the plurality of capacitive deep trench isolation structures.

22. The integrated circuit of claim 21, wherein the plurality of capacitive deep trench isolation structures are arranged in an intersecting pattern of rows and columns.

23. The integrated circuit of claim 21, wherein the plurality of capacitive deep trench isolation structures are arranged in a pattern of parallel rows.

24. The integrated circuit of claim 23, wherein each capacitive deep trench isolation structure has a width and a length, and wherein the length is greater than the width, and wherein the rows extend parallel to the lengths of the capacitive deep trench isolation structures.

25. The integrated circuit of claim 21, wherein the plurality of capacitive deep trench isolation structures are arranged in a pattern of parallel columns.

26. The integrated circuit of claim 25, wherein each capacitive deep trench isolation structure has a width and a length, and wherein the length is greater than the width, and wherein the columns extend parallel to the lengths of the capacitive deep trench isolation structures.

27. The integrated circuit of claim 21, wherein the bonding pad structure comprises a metal liner and a metal block over the metal liner, the metal liner being directly physically and electrically connected to the second ends of the conductive regions for the plurality of capacitive deep trench isolation structures.

28. The integrated circuit of claim 21, wherein the ends of the plurality of capacitive deep trench isolation structures project beyond the back side surface of the semiconductor substrate.

29. The integrated circuit of claim 21, wherein each capacitive deep trench isolation structure has a width and a length, and wherein the length is greater than the width.

Description

BRIEF DESCRIPTION OF DRAWINGS

[0011] Embodiments are illustrated by way of example in the accompanying figures not necessarily drawn to scale, in which like numbers indicate similar parts, and in which:

[0012] FIG. 1 is a cross-sectional view of a conventional integrated circuit device;

[0013] FIGS. 2A-2G show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using capacitive deep trench isolation (CDTI) structures;

[0014] FIGS. 3A-3B are plan views showing arrangements of CDTI structures;

[0015] FIGS. 4A-4B are plan views showing the relationship between the bonding pad and the arrangement of CDTI structures;

[0016] FIGS. 5A-5G show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using CDTI structures;

[0017] FIGS. 6A-6G show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using CDTI structures;

[0018] FIGS. 7A-7E show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using CDTI structures;

[0019] FIGS. 8A-8I show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using CDTI structures;

[0020] FIGS. 8J-8K show an alternative implementation; and

[0021] FIG. 9 shows a plan view of a back side of an integrated circuit device.

DETAILED DESCRIPTION

[0022] Reference is now made to FIGS. 2A-2G which show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using capacitive deep trench isolation (CDTI) structures.

[0023] FIG. 2A shows a cross section of the integrated circuit device at a point in time of the device fabrication process where: integrated circuits (not explicitly shown, see FIG. 1) have already been formed in and on the front side surface 114 of a semiconductor substrate 110 in active regions; the premetallization dielectric layer 120 has already been formed; the contacts 122 extending through the layer 120 have already been formed; and the metallization levels M1-Mn have already been formed. It will be noted that the illustration in FIG. 2A is flipped upside-down with respect to the illustration of similar structures as shown in FIG. 1. The substrate 110 includes a core area 160 and a peripheral area 162 that is outside of the core area. The peripheral area 162 may, for example, be located along a peripheral edge of the substrate 110, although it will be understood that this is not a requirement. In an example implementation, the core area 160 may include photosensitive integrated circuits and the peripheral area 162 may include input/output (I/O) integrated circuits. The photosensitive integrated circuits are electrically connected to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn. Capacitive deep trench isolation (CDTI) structures 146 (also known in the art as metal-filled DTI) are used within both the core area 160 and the peripheral area 162. The CDTI structures 146 in the peripheral area 162, however, are not used to isolate an active region of the substrate 110 in which integrated circuits are formed. Rather, the CDTI structures 146 in the peripheral area 162 are used to provide an electrical connection through the substrate 110 from the front side surface 114 to the back side surface 112. The CDTI structures 146 in the peripheral area 162 may be connected, for example, to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn.

[0024] A plan view of the front side surface 114 in the peripheral area 162 is shown in FIG. 3A. The CDTI structures 146 are arranged in an intersecting pattern of rows 54 and columns 56. This illustration shows a 2 x 2 configuration of rows and columns. The CDTI structure 146 of each row 54 and column 56 is formed in a trench having a width W and a length L, where L>>W. The trenches for the rows and columns intersect in the form of a grid or mesh shape. Sidewalls of each trench are lined with an insulating material to form the insulating liner 152. The trenches are filled with a conductive material to form the conductive region 150. The conductive material for the conductive region 150 may comprise a plurality of different material layers and fillings.

[0025] As an alternative, FIG. 3B shows an implementation where the CDTI structures 146 are arranged in a non-intersecting pattern (comprising, for example, a plurality of parallel rows or columns).

[0026] A substrate recess process is then performed on the back side surface 112. The substrate recess process is selective to remove semiconductor substrate material and reduce the thickness of the substrate 110. In an embodiment, the substrate recess process may comprise a selective (silicon) etch. The result of completion of the substrate recess process is shown in FIG. 2B. Portions 154 of the CDTI structures 146 are exposed from the recessed back side surface 112r of the substrate 110. The substrate recess process may also remove some of the insulating liner 152. An end of the conductive region 150 is exposed.

[0027] A conformal deposition is then made of a layer 170 of a high k dielectric material on the recessed back side surface 112r and the exposed portions 154 of the CDTI structures 146. As an example, k>15 and the dielectric material may comprise HfO.sub.2 or Al.sub.2O.sub.3. The deposition may use an ALD or (MO)CVD process. The result is shown in FIG. 2C.

[0028] A deposition is then made of a layer 172 of an oxide material on the layer 170. As an example, the oxide material may comprise SiO2 deposited using PECVD. The result is shown in FIG. 2D.

[0029] A chemical mechanical polish (CMP) is then performed on the layer 172, with that polish stopping when the layer 170 is reached. The result is shown in FIG. 2E.

[0030] A mask (not shown) is formed on the polished surface using conventional lithographic masking techniques, and an etch is performed through the mask to open an aperture 176 in the layers 170 and 172 that exposes the ends of the portions 154 of the CDTI structures 146 in the peripheral area 162. As an example, the etch may comprise a standard dry etch process with selectivity with respect to the metal filling the CDTI. The result is shown in FIG. 2F.

[0031] Conventional lithographic techniques are then used to pattern one or more metal material deposits to form a bonding pad 130 at least within the aperture 176. The bonding pad 130 may include a metal liner 132 and a metal block 134. The metal liner 132 may be made of Ti, TiN, Ta, or TaN. The metal block 134 may be made of aluminum. With this configuration, the bonding pad 130 can be located at the recessed back side surface 112r and be electrically connected through the CDTI structures 146 in the peripheral area 162 and the contacts 122 to the metallization layers M1-Mn. The result is shown in FIG. 2G.

[0032] FIG. 4A shows a plan view in a direction of the recessed back side surface 112r in the peripheral area 162 which illustrates the relationship between the shape and area of the aperture 176, the shape and area of the bonding pad 130 and shape and area of the intersecting pattern of rows 54 and columns 56 for the CDTI structures 146 (shown in FIG. 3A). In a preferred implementation, the area of the bonding pad 130 exceeds the area of the intersecting pattern of rows 54 and columns 56 for the CDTI structures 146. The plan view further shows the alignment of the bonding pad 130 relative to the intersecting pattern of rows 54 and columns 56.

[0033] It will be noted that although an implementation utilizes intersecting rows/columns of CDTI structures 146, it is also possible to form the interconnection structure through the substrate 110 using a plurality of parallel CDTI structures (for example, only rows or only columns) as shown in FIG. 3B. FIG. 4B shows a plan view in a direction of the recessed back side surface 112r in the peripheral area 162 which illustrates the relationship between the shape and area of the aperture 176, the shape and area of the bonding pad 130 and shape and area of the non-intersecting pattern of CDTI structures 146 (shown in FIG. 3A). In a preferred implementation, the area of the bonding pad 130 exceeds the area of the non-intersecting pattern of CDTI structures 146. The plan view further shows the alignment of the bonding pad 130 relative to the non-intersecting pattern.

[0034] Reference is now made to FIGS. 5A-5G which show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using capacitive deep trench isolation (CDTI) structures.

[0035] FIG. 5A shows a cross section of the integrated circuit device at a point in time of the device fabrication process where: integrated circuits (not explicitly shown, see FIG. 1) have already been formed in and on the front side surface 114 of a semiconductor substrate 110 in active regions; the premetallization dielectric layer 120 has already been formed; the contacts 122 extending through the layer 120 have already been formed; and the metallization levels M1-Mn have already been formed. It will be noted that the illustration in FIG. 5A is flipped upside-down with respect to the illustration of similar structures as shown in FIG. 1. The substrate 110 includes a core area 160 and a peripheral area 162 that is outside of the core area. The peripheral area 162 may, for example, be located along a peripheral edge of the substrate 110, although it will be understood that this is not a requirement. In an example implementation, the core area 160 may include photosensitive integrated circuits and the peripheral area 162 may include input/output (I/O) integrated circuits. The photosensitive integrated circuits are electrically connected to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn. Capacitive deep trench isolation (CDTI) structures 146 (also known in the art as metal-filled DTI) are used within both the core area 160 and the peripheral area 162. The CDTI structures 146 in the peripheral area 162, however, are not used to isolate an active region of the substrate 110 which integrated circuits are formed. Rather, the CDTI structures 146 in the peripheral area 162 are used to provide an electrical connection through the substrate 110 from the front side surface 114 to the back side surface 112. The CDTI structures 146 in the peripheral area 162 may be connected, for example, to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn.

[0036] Plan views of the front side surface 114 in the peripheral area 162 illustrating different arrangements for the CDTI structures 146 are shown in FIGS. 3A-3B.

[0037] A substrate recess process is then performed on the back side surface 112. The substrate recess process is selective to remove semiconductor substrate material and reduce the thickness of the substrate 110. In an embodiment, the substrate recess process may comprise a selective (silicon) etch. The result of completion of the substrate recess process is shown in FIG. 5B. Portions 154 of the CDTI structures 146 are exposed from the recessed back side surface 112r of the substrate 110. The substrate recess process may also remove some of the insulating liner 152. An end of the conductive region 150 is exposed.

[0038] A conformal deposition is then made of a layer 170 of a high k dielectric material on the recessed back side surface 112r and the exposed portions 154 of the CDTI structures 146. As an example, k>15 and the dielectric material may comprise HfO.sub.2 or Al.sub.2O.sub.3. The deposition may use an ALD or (MO)CVD process. The result is shown in FIG. 5C.

[0039] A deposition is then made of a layer 172 of an oxide material on the layer 170. As an example, the oxide material may comprise SiO.sub.2 deposited using a PECVD process. The result is shown in FIG. 5D.

[0040] A chemical mechanical polish (CMP) is then performed on the layer 172, with that polish stopping before reaching the layer 170. The result is shown in FIG. 5E.

[0041] A mask (not shown) is formed on the polished surface using conventional lithographic masking techniques, and an etch is performed through the mask to open an aperture 176 in the layers 170 and 172 that exposes the ends of the portions 154 of the CDTI structures 146 in the peripheral area 162. As an example, the etch may comprise a standard dry etch process with selectivity with respect to the metal filling the CDTI. The result is shown in FIG. 5F.

[0042] Conventional lithographic techniques are then used to pattern one or more metal material deposits to form a bonding pad 130 at least within the aperture 176. The bonding pad 130 may include a metal liner 132 and a metal block 134. The metal liner 132 may be made of Ti, TiN, Ta, or TaN. The metal block 134 may be made of aluminum. With this configuration, the bonding pad 130 can be located at the recessed back side surface 112r and be electrically connected through the CDTI structures 146 in the peripheral area 162 and the contacts 122 to the metallization layers M1-Mn. The result is shown in FIG. 5G.

[0043] FIGS. 4A-4B show plan views in a direction of the recessed back side surface 112r in the peripheral area 162 which illustrates the relationship between the shape and area of the aperture 176, the shape and area of the bonding pad 130 and the shape and area of different arrangements for the pattern for the CDTI structures 146.

[0044] Reference is now made to FIGS. 6A-6G which show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using capacitive deep trench isolation (CDTI) structures.

[0045] FIG. 6A shows a cross section of the integrated circuit device at a point in time of the device fabrication process where: integrated circuits (not explicitly shown, see FIG. 1) have already been formed in and on the front side surface 114 of a semiconductor substrate 110 in active regions; the premetallization dielectric layer 120 has already been formed; the contacts 122 extending through the layer 120 have already been formed; and the metallization levels M1-Mn have already been formed. It will be noted that the illustration in FIG. 6A is flipped upside-down with respect to the illustration of similar structures as shown in FIG. 1. The substrate 110 includes a core area 160 and a peripheral area 162 that is outside of the core area. The peripheral area 162 may, for example, be located along a peripheral edge of the substrate 110, although it will be understood that this is not a requirement. In an example implementation, the core area 160 may include photosensitive integrated circuits and the peripheral area 162 may include input/output (I/O) integrated circuits. The photosensitive integrated circuits are electrically connected to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn. Capacitive deep trench isolation (CDTI) structures 146 (also known in the art as metal-filled DTI) are used within both the core area 160 and the peripheral area 162. The CDTI structures 146 in the peripheral area 162, however, are not used to isolate an active region of the substrate 110 which integrated circuits are formed. Rather, the CDTI structures 146 in the peripheral area 162 are used to provide an electrical connection through the substrate 110 from the front side surface 114 to the back side surface 112. The CDTI structures 146 in the peripheral area 162 may be connected, for example, to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn.

[0046] Plan views of the front side surface 114 in the peripheral area 162 illustrating different arrangements for the CDTI structures 146 are shown in FIGS. 3A-3B.

[0047] A substrate recess process is then performed on the back side surface 112. The substrate recess process is selective to remove semiconductor substrate material and reduce the thickness of the substrate 110. In an embodiment, the substrate recess process may comprise a selective (silicon) etch. The result of completion of the substrate recess process is shown in FIG. 6B. The implementation of the substrate recess process in FIG. 6B differs from that performed in connection with FIGS. 2B and 5B in that the recess occurs only within the peripheral area 162. Portions 154 of the CDTI structures 146 in the peripheral area 162 are exposed from the recessed back side surface 112r of the substrate 110. The substrate recess process may also remove some of the insulating liner 152. An end of the conductive region 150 is exposed.

[0048] A conformal deposition is then made of a layer 170 of a high k dielectric material on the recessed back side surface 112r and the exposed portions 154 of the CDTI structures 146 in the peripheral area 162 and on the back side surface 112 in the core area 160. As an example, k>15 and the dielectric material may comprise HfO.sub.2 or Al.sub.2O.sub.3. The deposition may use an ALD or (MO)CVD process. The result is shown in FIG. 6C.

[0049] A deposition is then made of a layer 172 of an oxide material on the layer 170. As an example, the oxide material may comprise SiO.sub.2 deposited using a PECVD process. The result is shown in FIG. 6D.

[0050] A chemical mechanical polish (CMP) is then performed on the layer 172. The result is shown in FIG. 6E.

[0051] A mask (not shown) is formed on the polished surface using conventional lithographic masking techniques, and an etch is performed through the mask to open an aperture 176 in the layers 170 and 172 that exposes the ends of the portions 154 of the CDTI structures 146 in the peripheral area 162. As an example, the etch may comprise a standard dry etch process with selectivity with respect to the metal filling the CDTI. The result is shown in FIG. 6F.

[0052] Conventional lithographic techniques are then used to pattern one or more metal material deposits to form a bonding pad 130 at least within the aperture 176. The bonding pad 130 may include a metal liner 132 and a metal block 134. The metal liner 132 may be made of Ti, TiN, Ta or TaN. The metal block 134 may be made of aluminum. With this configuration, the bonding pad 130 can be located at the recessed back side surface 112r and be electrically connected through the CDTI structures 146 in the peripheral area 162 and the contacts 122 to the metallization layers M1-Mn. The result is shown in FIG. 6G.

[0053] FIGS. 4A-4B show plan views in a direction of the recessed back side surface 112r in the peripheral area 162 which illustrates the relationship between the shape and area of the aperture 176, the shape and area of the bonding pad 130 and the shape and area of different arrangements for the pattern for the CDTI structures 146.

[0054] Reference is now made to FIGS. 7A-7E which show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using capacitive deep trench isolation (CDTI) structures.

[0055] FIG. 7A shows a cross section of the integrated circuit device at a point in time of the device fabrication process where: integrated circuits (not explicitly shown, see FIG. 1) have already been formed in and on the front side surface 114 of a semiconductor substrate 110 in active regions; the premetallization dielectric layer 120 has already been formed; the contacts 122 extending through the layer 120 have already been formed; and the metallization levels M1-Mn have already been formed. It will be noted that the illustration in FIG. 7A is flipped upside-down with respect to the illustration of similar structures as shown in FIG. 1. The substrate 110 includes a core area 160 and a peripheral area 162 that is outside of the core area. The peripheral area 162 may, for example, be located along a peripheral edge of the substrate 110, although it will be understood that this is not a requirement. In an example implementation, the core area 160 may include photosensitive integrated circuits and the peripheral area 162 may include input/output (I/O) integrated circuits. The photosensitive integrated circuits are electrically connected to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn. Capacitive deep trench isolation (CDTI) structures 146 (also known in the art as metal-filled DTI) are used within both the core area 160 and the peripheral area 162. The CDTI structures 146 in the peripheral area 162, however, are not used to isolate an active region of the substrate 110 which integrated circuits are formed. Rather, the CDTI structures 146 in the peripheral area 162 are used to provide an electrical connection through the substrate 110 from the front side surface 114 to the back side surface 112. The back side surface 112 in this implementation is prepared, for example, through a chemical mechanical polish (CMP) that exposes the ends of the CDTI structures 146 (in particular, the conductive region 150). The CDTI structures 146 in the peripheral area 162 may be connected, for example, to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn.

[0056] Plan views of the front side surface 114 in the peripheral area 162 illustrating different arrangements for the CDTI structures 146 are shown in FIGS. 3A-3B.

[0057] A conformal deposition is then made of a layer 170 of a high k dielectric material on the back side surface 112. As an example, k>15 and the dielectric material may comprise HfO.sub.2 or Al.sub.2O.sub.3. The deposition may use an ALD or (MO)CVD process. The result is shown in FIG. 7B.

[0058] A deposition is then made of a layer 172 of an oxide material on the layer 170. As an example, the oxide material may comprise SiO2 deposited using a PECVD process. Optionally, a chemical mechanical polish (CMP) could be performed on the layer 172 if needed. The result is shown in FIG. 7C.

[0059] A mask (not shown) is formed on the polished surface using conventional lithographic masking techniques, and an etch is performed through the mask to open an aperture 176 in the layers 170 and 172 that exposes the ends of the CDTI structures 146 (and in particular the end of the conductive region 150) in the peripheral area 162. As an example, the etch may comprise a standard dry etch with selectivity with respect to the metal filling the CDTI. The result is shown in FIG. 7D. It will be noted that in this implementation only a subset of the ends of the CDTI structures 146 in the peripheral area 162 are exposed by the aperture 176. This is just an example, and in another implementation the ends of all of the CDTI structures 146 could be exposed (as shown with FIGS. 2F, 5F and 6F).

[0060] Conventional lithographic techniques are then used to pattern one or more metal material deposits to form a bonding pad 130 at least within the aperture 176. The bonding pad 130 may include a metal liner 132 and a metal block 134. The metal liner 132 may be made of Ti, TiN, Ta or TaN. The metal block 134 may be made of aluminum. With this configuration, the bonding pad 130 can be located at the back side surface 112 and be electrically connected through the CDTI structures 146 in the peripheral area 162 and the contacts 122 to the metallization layers M1-Mn. The result is shown in FIG. 7E.

[0061] Reference is now made to FIGS. 8A-81 which show steps of a method for making an integrated circuit device where a back side bonding pad is electrically connected to front side metallization using capacitive deep trench isolation (CDTI) structures.

[0062] FIG. 8A shows a cross section of the integrated circuit device at a point in time of the device fabrication process where: integrated circuits (not explicitly shown, see FIG. 1) have already been formed in and on the front side surface 114 of a semiconductor substrate 110 in active regions; the premetallization dielectric layer 120 has already been formed; the contacts 122 extending through the layer 120 have already been formed; and the metallization levels M1-Mn have already been formed. It will be noted that the illustration in FIG. 8A is flipped upside-down with respect to the illustration of similar structures as shown in FIG. 1. The substrate 110 includes a core area 160 and a peripheral area 162 that is outside of the core area. The peripheral area 162 may, for example, be located along a peripheral edge of the substrate 110, although it will be understood that this is not a requirement. In an example implementation, the core area 160 may include photosensitive integrated circuits and the peripheral area 162 may include input/output (I/O) integrated circuits. The photosensitive integrated circuits are electrically connected to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn. Capacitive deep trench isolation (CDTI) structures 146 (also known in the art as metal-filled DTI) are used within both the core area 160 and the peripheral area 162. The CDTI structures 146 in the peripheral area 162, however, are not used to isolate an active region of the substrate 110 which integrated circuits are formed. Rather, the CDTI structures 146 in the peripheral area 162 are used to provide an electrical connection through the substrate 110 from the front side surface 114 to the back side surface 112. The back side surface 112 in this implementation is prepared, for example, through a chemical mechanical polish (CMP) that exposes the ends of the CDTI structures 146 (in particular, the conductive region 150). The CDTI structures 146 in the peripheral area 162 may be connected, for example, to the I/O integrated circuits through the metal lines 124 and vias 126 of the metallization levels M1-Mn.

[0063] Plan views of the front side surface 114 in the peripheral area 162 illustrating different arrangements for the CDTI structures 146 are shown in FIGS. 3A-3B.

[0064] A conformal deposition is then made of a layer 170 of a high k dielectric material on the back side surface 112. As an example, k>15 and the dielectric material may comprise HfO.sub.2 or Al.sub.2O.sub.3. The deposition may use an ALD or (MO)CVD process. The result is shown in FIG. 8B.

[0065] A deposition is then made of a layer 172 of an oxide material on the layer 170. As an example, the oxide material may comprise SiO2 deposited using a PECVD process. Optionally, a chemical mechanical polish (CMP) may be performed on the layer 172 if needed. The result is shown in FIG. 8C.

[0066] A mask (not shown) is formed on the polished surface using conventional lithographic masking techniques, and an etch is performed through the mask to open an aperture 176 in the layers 170 and 172 that exposes the ends of the CDTI structures 146 (and in particular the ends of the conductive regions 150) in the peripheral area 162. As an example, the etch may comprise a standard dry etch process with selectivity with respect to the metal filling the CDTI. The result is shown in FIG. 8D. It will be noted that in this implementation only a subset of the ends of the CDTI structures 146 in the peripheral area 162 are exposed by the aperture 176. This is just an example, and in another implementation the ends of all of the CDTI structures 146 could be exposed.

[0067] A conformal deposition is then made of a metal multi-layer on the layer 172, the multi-layer including a titanium-nitride (TiN) layer 182 and a tungsten (W) layer 184. The deposition may use a PVD process. The result is shown in FIG. 8E.

[0068] A mask (not shown) is formed on the layer 184 using conventional lithographic masking techniques, and an etch is performed through the mask to pattern the layer 184 to form a plurality of tungsten base structures 188. As an example, the etch may comprise a metal dry etch process. The result is shown in FIG. 8F. In this implementation, the tungsten can form not only the base for the contacting the CDTI structures but also form a light shield extending over portions of the substrate in the core area 160 which may be sensitive to light or other factors. The tungsten base structures 188 include a first structure associated with the location of the opening 176 and the plurality of CDTI structures 146 in the peripheral area 162 and a second structure associated with a location spaced apart therefrom, for example in the core area 160.

[0069] A deposition is then made of a layer 192 of an oxide material on the tungsten base structures 188 and the layer 182. As an example, the oxide material may comprise SiO.sub.2 or other low index materials deposited using a PECVD process. A chemical mechanical polish (CMP) is then performed on the layer 192. The result is shown in FIG. 8G.

[0070] A mask (not shown) is formed on the polished surface using conventional lithographic masking techniques, and an etch is performed through the mask to open apertures 196 in the layer 192 that exposes the tungsten base structures 188. As an example, the etch may comprise a dry etch process. The result is shown in FIG. 8H.

[0071] Conventional lithographic techniques are then used to pattern one or more metal material deposits to form bonding pads 130 and 130 at least within the apertures 196.

[0072] The bonding pads 130, 130 may include a metal liner 132 and a metal block 134. The metal liner 132 may be made of Ti, TiN, Ta or TaN. The metal block 134 may be made of aluminum. With this configuration, the bonding pad 130 can be located at the back side surface 112 and be electrically connected through the CDTI structures 146 in the peripheral area 162 and the contacts 122 to the metallization layers M1-Mn. The bonding pad 130 may also be electrically connected to CDTI structures the metal routing lines. The result is shown in FIG. 8I.

[0073] In an alternative implementation, as shown in FIGS. 8J and 8K, the aperture 196 is not formed over the tungsten base structures 188 located over the core area 160.

[0074] FIG. 9 shows a plan view of a back side of a small portion of an integrated circuit device formed using one of the methods disclosed herein. The bonding pads 130 are provided on the peripheral area 162 adjacent a perimeter edge 200. Each bonding pad 130 is associated with a plurality of CDTI structures 146. Reference 202 shows an implementation using an intersecting pattern of rows 54 and columns 56 for the CDTI structures 146. Reference 204 shows an implementation using a pattern of parallel rows 54 for the CDTI structures 146. Reference 206 shows an implementation using a pattern of parallel columns 56 for the CDTI structures 146.

[0075] As noted herein, the integrated circuits within the core area 160 may comprise photosensitive integrated circuits. For example, the core area 160 could include a plurality of such photosensitive integrated circuits arranged in rows and columns to form a pixel array. Each photosensitive integrated circuit may comprise a circuit of the back-side illumination (BSI) type which receives radiation through the back side of the integrate circuit chip. This is the same side of the integrated circuit chip where the bonding pads 130 are located. FIGS. 2G, 5G, 6G and 7E each illustrate such a configuration for the integrated circuit device where the CDTI structures 146 in the core area 160 delimit a photosensitive integrated circuit 210 and an optical filter 212 and optical lens 214 are provided on the back side in alignment with the of photosensitive integrated circuit 210. FIG. 8K shows also that certain light sensitive portions of the core area 160 can be optically shielded by the tungsten base structures 188. In yet another configuration, the shield provided by the tungsten base structures 188 in the core area 160 may be an electromagnetic shield.

[0076] It will further be understood that the provision of tungsten base structures 188 is equally applicable in the implementations of the process as shown in FIGS. 2F, 5F, 6F and 7D. In each case, the process shown in FIGS. 8E-8K would be implemented to replace the process shown in FIGS. 2G, 5G, 6G and 7E.

[0077] The foregoing description has provided by way of exemplary and non-limiting examples a full and informative description of one or more exemplary embodiments of this invention. However, various modifications and adaptations may become apparent to those skilled in the relevant arts in view of the foregoing description, when read in conjunction with the accompanying drawings and the appended claims. However, all such and similar modifications of the teachings of this invention will still fall within the scope of this invention as defined in the appended claims.