3D SEMICONDUCTOR DEVICE AND STRUCTURE

Abstract

A 3D semiconductor device, the device including: a first level overlaid by a second level overlaid by a third level overlaid by a fourth level, where the second level includes an array of first memory cells, the first memory cells including first transistors, the first transistors including first sources, first gates, and first drains, where each of the first transistors includes a single the first source, a single the first gate, and a single the first drain, where the third level includes an array of second memory cells, the second memory cells including second transistors, the second transistors including second sources, second gates, and second drains, where each of the second transistors includes a single the second source, a single the second gate, and a single the second drain, where at least one of the first memory cells is self-aligned to at least one of the second memory cells, being processed following the same lithography step; vertically oriented word-lines adapted to control a plurality of the first gates and a plurality of the second gates; and horizontal drain-lines directly connected to a plurality of the first drains and a plurality of the second drains.

Claims

1. A 3D semiconductor device, the device comprising: a first level overlaid by a second level overlaid by a third level overlaid by a fourth level, wherein said second level comprises an array of first memory cells, said first memory cells comprising first transistors, said first transistors comprising first sources, first gates, and first drains, wherein each of said first transistors comprises a single said first source, a single said first gate, and a single said first drain, wherein said third level comprises an array of second memory cells, said second memory cells comprising second transistors, said second transistors comprising second sources, second gates, and second drains, wherein each of said second transistors comprises a single said second source, a single said second gate, and a single said second drain, wherein at least one of said first memory cells is self-aligned to at least one of said second memory cells, being processed following the same lithography step; vertically oriented word-lines adapted to control a plurality of said first gates and a plurality of said second gates; and horizontal drain-lines directly connected to a plurality of said first drains and a plurality of said second drains, wherein at least one of said plurality of said first gates and at least one of said plurality of said second gates are controlled by only one of said vertically oriented word-lines, and wherein a plurality of said first drains are directly connected to only one of said horizontal drain-lines.

2. The device according to claim 1, wherein said first level comprises memory control circuits, and wherein at least one of said first memory cells is at least partially overlaying said control circuits.

3. The device according to claim 1, wherein said fourth level comprises memory control circuits, and wherein said fourth level is a transferred and bonded level.

4. The device according to claim 1, wherein said fourth level comprises an array of third memory cells.

5. The device according to claim 1, further comprising: a stair-case structure to provide per level connections, and wherein a plurality of said horizontal drain-lines are connected to said stair-case structure.

6. The device according to claim 1, further comprising: memory control circuits, wherein said memory cells are dynamic memory cells being periodically refreshed by said memory control circuits.

7. The device according to claim 1, further comprising: memory control circuits, wherein said device is structured to provide random access such that said memory control circuits directly access each of said memory cells.

8. A 3D semiconductor device, the device comprising: a first level overlaid by a second level overlaid by a third level overlaid by a fourth level, wherein said second level comprises an array of first memory cells, said first memory cells comprising first transistors, said first transistors comprising first sources, first gates, and first drains, wherein each of said first transistors comprises a single said first source, a single said first gate, and a single said first drain, wherein said third level comprises an array of second memory cells, said second memory cells comprising second transistors, said second transistors comprising second sources, second gates, and second drains, wherein each of said second transistors comprises a single said second source, a single said second gate, and a single said second drain, wherein at least one of said first memory cells is self-aligned to at least one of said second memory cells, being processed following the same lithography step; vertically oriented word-lines adapted to control a plurality of said first gates and a plurality of said second gates; horizontal drain-lines directly connected to a plurality of said first drains and a plurality of said second drains, wherein at least one of said plurality of said first gates and at least one of said plurality of said second gates are controlled by only one of said vertically oriented word-lines; and memory control circuits, wherein said device is structured to provide random access such that said memory control circuits directly access each of said first and second memory cells.

9. The device according to claim 8, wherein said first level comprises memory control circuits, and wherein at least one of said first memory cells is at least partially overlaying said memory control circuits.

10. The device according to claim 8, wherein said fourth level comprises memory control circuits, and wherein said fourth level is a transferred and bonded level.

11. The device according to claim 8, wherein said fourth level comprises an array of third memory cells.

12. The device according to claim 8, further comprising: a stair-case structure to provide per level connections, wherein a plurality of said horizontal drain-lines are connected to said stair-case structure.

13. The device according to claim 8, further comprising: memory control circuits, wherein said first and second memory cells are dynamic memory cells being periodically refreshed by said memory control circuits.

14. The device according to claim 8, wherein a plurality of said first drains are directly connected to only one of said horizontal drain-lines.

15. A 3D semiconductor device, the device comprising: a first level overlaid by a second level overlaid by a third level overlaid by a fourth level, wherein said second level comprises an array of first memory cells, said first memory cells comprising first transistors, said first transistors comprising first sources, first gates, and first drains, wherein each of said first transistors comprises a single said first source, a single said first gate, and a single said first drain, wherein said third level comprises an array of second memory cells, said second memory cells comprising second transistors, said second transistors comprising second sources, second gates, and second drains, wherein each of said second transistors comprises a single said second source, a single said second gate, and a single said second drain, wherein at least one of said first memory cells is self-aligned to at least one of said second memory cells, being processed following the same lithography step; vertically oriented word-lines adapted to control a plurality of said first gates and a plurality of said second gates; and horizontal source-lines directly connected to a plurality of said first sources and a plurality of said second sources, wherein at least one of said plurality of said first gates and at least one of said plurality of said second gates are controlled by only one of said vertically oriented word-lines, and wherein a plurality of said first sources are directly connected to only one of said horizontal source-lines.

16. The device according to claim 15, wherein said first level comprises memory control circuits, and wherein at least one of said first memory cells is at least partially overlaying said memory control circuits.

17. The device according to claim 15, wherein said fourth level comprises memory control circuits, and wherein said fourth level is a transferred and bonded level.

18. The device according to claim 15, wherein said fourth level comprises an array of third memory cells.

19. The device according to claim 15, further comprising: a stair-case structure to provide per level connections, wherein a plurality of said horizontal source-lines are connected to said stair-case structure.

20. The device according to claim 15, further comprising: memory control circuits, wherein said device is structured to provide random access such that said memory control circuits directly access each of said first and said second memory cells.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0028] Various embodiments of the invention will be understood and appreciated more fully from the following detailed description, taken in conjunction with the drawings in which:

[0029] FIGS. 1A-1E are example drawing illustrations of a layer transfer flow using ion-cut in which a top layer of doped Si may be layer transferred atop a generic bottom layer;

[0030] FIGS. 2A-2K are example drawing illustrations of a zero-mask per layer 3D floating body DRAM;

[0031] FIGS. 3A-3J are example drawing illustrations of a zero-mask per layer 3D resistive memory with a junction-less transistor;

[0032] FIGS. 4A-4G are example drawing illustrations of a zero-mask per layer 3D charge-trap memory;

[0033] FIGS. 5A-5B are example drawing illustrations of periphery below and on top of memory layers; and

[0034] FIGS. 6A-6F are example drawing illustrations of a technique to construct sub 400 C. 3D stacked transistors by reducing temperatures needed for Source and drain anneals.

DETAILED DESCRIPTION

[0035] Embodiments of the invention are now described with reference to the figures, it being appreciated that the figures illustrate the subject matter not to scale or to measure. Many figures describe process flows for building devices. These process flows, which are essentially a sequence of steps for building a device, have many structures, numerals and labels that are common between two or more adjacent steps. In such cases, some labels, numerals and structures used for a certain step's figure may have been described in previous steps' figures.

[0036] Embodiments of the invention are now described with reference to the drawing figures. Persons of ordinary skill in the art will appreciate that the description and figures illustrate rather than limit the invention and that in general the figures are not drawn to scale for clarity of presentation. Such skilled persons will also realize that many more embodiments are possible by applying the inventive principles contained herein and that such embodiments fall within the scope of the invention which is not to be limited except by the spirit of the appended claims.

[0037] This section of the document describes a technology to construct single-crystal silicon transistors atop wiring layers with less than 400 C. processing temperatures. This allows construction of 3D stacked semiconductor chips with high density of connections between different layers, because the top-level transistors are formed well-aligned to bottom-level wiring and transistor layers. Since the top-level transistor layers are very thin (preferably less than about 200 nm), alignment can be done through these thin silicon and oxide layers to features in the bottom-level.

[0038] FIGS. 1A-1E illustrates an ion-cut flow for layer transferring a single crystal silicon layer atop any generic bottom layer 102. The bottom layer 102 can be a single crystal silicon layer. Alternatively, it can be a wafer having transistors with wiring layers above it. This process of ion-cut based layer transfer may include several steps, as described in the following sequence:

Step (A): A silicon dioxide layer 104 may be deposited above the generic bottom layer 102. FIG. 1A illustrates the structure after Step (A) is completed.
Step (B): The top layer of doped or undoped silicon 106 to be transferred atop the bottom layer may be processed and an oxide layer 108 may be deposited or grown above it. FIG. 1B illustrates the structure after
Step (B) is completed.
Step (C): Hydrogen may be implanted into the top layer silicon 106 with the peak at a certain depth to create the hydrogen plane 110. Alternatively, another atomic species such as helium or boron can be implanted or co-implanted. FIG. 1C illustrates the structure after Step (C) is completed.
Step (D): The top layer wafer shown after Step (C) may be flipped and bonded atop the bottom layer wafer using oxide-to-oxide bonding. FIG. 1D illustrates the structure after Step (D) is completed.
Step (E): A cleave operation may be performed at the hydrogen plane 110 using an anneal. Alternatively, a sideways mechanical force may be used. Further details of this cleave process are described in Frontiers of silicon-on-insulator, J. Appl. Phys. 93, 4955-4978 (1003) by G. K. Celler and S. Cristoloveanu (Celler) and Mechanically induced Si layer transfer in hydrogen-implanted Si wafers, Appl. Phys. Lett., vol. 76, pp. 1370-1372, 1000 by K. Henttinen, I. Suni, and S. S. Lau (Hentinnen). Following this, a Chemical-Mechanical-Polish (CMP) may be done. FIG. 1E illustrates the structure after Step (E) is completed.

[0039] One method to solve the issue of high-temperature source-drain junction processing may be to make transistors without junctions i.e. Junction-Less Transistors (JLTs). An embodiment of this invention uses JLTs as a building block for 3D stacked semiconductor circuits and chips.

[0040] Further details of the JLT can be found in Junctionless multigate field-effect transistor, Appl. Phys. Lett., vol. 94, pp. 053511 2009 by C.-W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain and J. P. Colinge (C-W. Lee). Contents of this publication are incorporated herein by reference.

[0041] Many of the types of embodiments of this invention described herein utilize single crystal silicon or mono-crystalline silicon transistors. These terms may be used interchangeably. Thicknesses of layer transferred regions of silicon are <2 um, and many times can be <1 um or <0.4 um or even <0.2 um. Interconnect (wiring) layers are preferably constructed substantially of copper or aluminum or some other high conductivity material.

[0042] While ion-cut has been described in previous sections as the method for layer transfer, several other procedures exist that fulfill the same objective. These include: [0043] Lift-off or laser lift-off: Background information for this technology is given in Epitaxial lift-off and its applications, 1993 Semicond. Sci. Technol. 8 1124 by P Demeester et al. (Demeester). [0044] Porous-Si approaches such as ELTRAN: Background information for this technology is given in Eltran, Novel SOI Wafer Technology, JSAP International, Number 4, Jul. 2001 by T. Yonehara and K. Sakaguchi (Yonehara) and also in Frontiers of silicon-on-insulator, J. Appl. Phys. 93, 4955-4978, 2003 by G. K. Celler and S. Cristoloveanu (Celler). [0045] Time-controlled etch-back to thin an initial substrate, Polishing, Etch-stop layer controlled etch-back to thin an initial substrate: Background information on these technologies is given in Celler and in U.S. Pat. No. 6,806,171. [0046] Rubber-stamp based layer transfer: Background information on this technology is given in Solar cells sliced and diced, 19th May 2010, Nature News.
The above publications giving background information on various layer transfer procedures are incorporated herein by reference. It is obvious to one skilled in the art that one can form 3D integrated circuits and chips as described in this document with layer transfer schemes described in these publications.

[0047] This Section describes novel monolithic 3D Dynamic Random Access Memories (DRAMs). Some embodiments of this invention may involve floating body DRAM. Background information on floating body DRAM and its operation is given in Floating Body RAM Technology and its Scalability to 32 nm Node and Beyond, Electron Devices Meeting, 2006. IEDM '06. International, vol., no., pp. 1-4, 11-13 Dec. 2006 by T. Shino, N. Kusunoki, T. Higashi, et al., Overview and future challenges of floating body RAM (FBRAM) technology for 32 nm technology node and beyond, Solid-State Electronics, Volume 53, Issue 7, Papers Selected from the 38th European Solid-State Device Research ConferenceESSDERC '08, July 2009, Pages 676-683, ISSN 0038-1101, DOI: 10.1016/j.sse.2009.03.010 by Takeshi Hamamoto, Takashi Ohsawa, et al., New Generation of Z-RAM, Electron Devices Meeting, 2007. IEDM 2007. IEEE International, vol., no., pp. 925-928, 10-12 Dec. 2007 by Okhonin, S.; Nagoga, M.; Carman, E, et al. The above publications are incorporated herein by reference.

[0048] FIG. 2A-K describe an alternative process flow to construct a horizontally-oriented monolithic 3D DRAM. This monolithic 3D DRAM utilizes the floating body effect and double-gate transistors. No mask may be utilized on a per-memory-layer basis for the monolithic 3D DRAM concept shown in FIG. 2A-K, and all other masks are shared between different layers. The process flow may include several steps in the following sequence.

Step (A): Peripheral circuits with tungsten wiring 202 are first constructed and above this oxide layer 204 may be deposited. FIG. 2A shows a drawing illustration after Step (A).
Step (B): FIG. 2B illustrates the structure after Step (B). A p Silicon wafer 208 has an oxide layer 206 grown or deposited above it. A doped and activated layer may be formed in or on p silicon wafer 208 by processes such as, for example, implant and RTA or furnace activation, or epitaxial deposition and activation. Following this, hydrogen may be implanted into the p Silicon wafer at a certain depth indicated by 214. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted p Silicon wafer 208 forms the top layer 210. The bottom layer 212 may include the peripheral circuits 202 with oxide layer 204. The top layer 210 may be flipped and bonded to the bottom layer 212 using oxide-to-oxide bonding.
Step (C): FIG. 2C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) may be cleaved at the hydrogen plane 214 using either a anneal or a sideways mechanical force or other means. A CMP process may be then conducted. A layer of silicon oxide 218 may be then deposited atop the p Silicon layer 216. At the end of this step, a single-crystal p Silicon layer 216 exists atop the peripheral circuits, and this has been achieved using layer transfer techniques.
Step (D): FIG. 2D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple p silicon layers 220 are formed with silicon oxide layers in between.
Step (E): FIG. 2E illustrates the structure after Step (E). Lithography and etch processes may then be utilized to make a structure as shown in the figure, including p silicon layer regions 221 and silicon oxide layer regions 222.
Step (F): FIG. 2F illustrates the structure after Step (F). Gate dielectric 226 and gate electrode 224 are then deposited following which a CMP may be done to planarize the gate electrode 224 regions. Lithography and etch are utilized to define gate regions.
Step (G): FIG. 2G illustrates the structure after Step (G). Using the hard mask defined in Step (F), p regions not covered by the gate are implanted to form n+ regions 228. Spacers are utilized during this multi-step implantation process and layers of silicon present in different layers of the stack have different spacer widths to account for lateral straggle of buried layer implants. Bottom layers could have larger spacer widths than top layers. A thermal annealing step, such as a RTA or spike anneal or laser anneal or flash anneal, may be then conducted to activate n+ doped regions.
Step (H): FIG. 2H illustrates the structure after Step (H). A silicon oxide layer 230 may be then deposited and planarized. For clarity, the silicon oxide layer may be shown transparent, along withword-line (WL) 232 and source-line (SL) 234 regions.
Step (I): FIG. 21 illustrates the structure after Step (I). Bit-line (BL) contacts 236 are formed by etching and deposition. These BL contacts are shared among all layers of memory.
Step (J): FIG. 2J illustrates the structure after Step (J). BLs 238 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory, VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be done in steps prior to Step (J) as well. FIG. 2K shows cross-sectional views of the array for clarity. Double-gated transistors may be utilized along with the floating body effect for storing information.

[0049] A floating body DRAM has thus been constructed, with (1) horizontally-oriented transistorsi.e. current flowing in substantially the horizontal direction in transistor channels (2) some of the memory cell control lines, e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers, and (4) mono-crystalline (or single crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

[0050] While many of today's memory technologies rely on charge storage, several companies are developing non-volatile memory technologies based on resistance of a material changing. Examples of these resistance-based memories include phase change memory, Metal Oxide memory, resistive RAM (RRAM), memristors, solid-electrolyte memory, ferroelectric RAM, conductive bridge RAM, and MRAM. Background information on these resistive-memory types is given in Overview of candidate device technologies for storage-class memory, IBM Journal of Research and Development, vol. 52, no. 4.5, pp. 449-464, July 2008 by Burr, G. W.; Kurdi, B. N.; Scott, J. C.; Lam, C. H.; Gopalakrishnan, K.; Shenoy, R. S.

[0051] FIGS. 3A-3J describe a novel memory architecture for resistance-based memories, and a procedure for its construction. The memory architecture utilizes junction-less transistors and has a resistance-based memory element in series with a transistor selector. No mask may be utilized on a per-memory-layer basis for the monolithic 3D resistance change memory (or resistive memory) concept shown in FIGS. 3A-3J, and all other masks are shared between different layers. The process flow may include several steps that occur in the following sequence.

Step (A): Peripheral circuits 302 are first constructed and above this oxide layer 304 may be deposited. FIG. 3A shows a drawing illustration after Step (A).
Step (B): FIG. 3B illustrates the structure after Step (B). N+ Silicon wafer 308 has an oxide layer 306 grown or deposited above it. A doped and activated layer may be formed in or on N+ silicon wafer 308 by processes such as, for example, implant and RTA or furnace activation, or epitaxial deposition and activation. Following this, hydrogen may be implanted into the n+ Silicon wafer at a certain depth indicated by 314. Alternatively, some other atomic species such as Helium could be (co-)implanted. This hydrogen implanted n+ Silicon wafer 308 forms the top layer 310. The bottom layer 312 may include the peripheral circuits 302 with oxide layer 304. The top layer 310 may be flipped and bonded to the bottom layer 312 using oxide-to-oxide bonding.
Step (C): FIG. 3C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) may be cleaved at the hydrogen plane 314 using either a anneal or a sideways mechanical force or other means. A CMP process may be then conducted. A layer of silicon oxide 318 may be then deposited atop the n+ Silicon layer 316. At the end of this step, a single-crystal n+ Si layer 316 exists atop the peripheral circuits, and this has been achieved using layer transfer techniques.
Step (D): FIG. 3D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple n+ silicon layers 320 are formed with silicon oxide layers in between.
Step (E): FIG. 3E illustrates the structure after Step (E). Lithography and etch processes may then be utilized to make a structure as shown in the figure, including n+ silicon layer regions 321 and silicon oxide layer regions 322.
Step (F): FIG. 3F illustrates the structure after Step (F). Gate dielectric 326 and gate electrode 324 are then deposited following which a CMP may be performed to planarize the gate electrode 324 regions. Lithography and etch are utilized to define gate regions.
Step (G): FIG. 3G illustrates the structure after Step (G). A silicon oxide layer 330 may be then deposited and planarized. The silicon oxide layer is shown transparent in the figure for clarity, along with word-line (WL) 332 and source-line (SL) 334 regions.
Step (H): FIG. 3H illustrates the structure after Step (H). Vias are etched through multiple layers of silicon and silicon dioxide as shown in the figure. A resistance change memory material 336 may be then deposited (preferably with atomic layer deposition (ALD)). Examples of such a material include hafnium oxide, well known to change resistance by applying voltage. An electrode for the resistance change memory element may be then deposited (preferably using ALD) and is shown as electrode/BL contact 340. A CMP process may be then conducted to planarize the surface. It can be observed that multiple resistance change memory elements in series with junction-less transistors are created after this step.
Step (I): FIG. 3I illustrates the structure after Step (I). BLs 338 are then constructed. Contacts are made to BLs, WLs and SLs of the memory array at its edges. SL contacts can be made into stair-like structures using techniques described in Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory, VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be achieved in steps prior to Step (I) as well.
FIG. 3J shows cross-sectional views of the array for clarity.
A 3D resistance change memory has thus been constructed, with (1) horizontally-oriented transistorsi.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control lines, e.g., source-lines SL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates that are simultaneously deposited over multiple memory layers for transistors, and (4) mono-crystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut.

[0052] While explanations have been given for formation of monolithic 3D resistive memories with ion-cut in this section, it is clear to one skilled in the art that alternative implementations are possible. BL and SL nomenclature has been used for two terminals of the 3D resistive memory array, and this nomenclature can be interchanged. Moreover, selective epi technology or laser recrystallization technology could be utilized for implementing structures shown in FIG. 3A-J. Various other types of layer transfer schemes that have been described herein can be utilized for construction of various 3D resistive memory structures. One could also use buried wiring, i.e. where wiring for memory arrays may be below the memory layers but above the periphery. Other variations of the monolithic 3D resistive memory concepts are possible.

[0053] While resistive memories described previously form a class of non-volatile memory, others classes of non-volatile memory exist. NAND flash memory forms one of the most common non-volatile memory types. It can be constructed of two main types of devices: floating-gate devices where charge is stored in a floating gate and charge-trap devices where charge is stored in a charge-trap layer such as Silicon Nitride. Background information on charge-trap memory can be found in Integrated Interconnect Technologies for 3D Nanoelectronic Systems, Artech House, 2009 by Bakir and Meindl (Bakir) and A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device, Symposium on VLSI Technology, 2010 by Hang-Ting Lue, et al. The architectures shown in FIGS. 4A-G are relevant for any type of charge-trap memory.

[0054] FIG. 4A-G describes a memory architecture for single-crystal 3D charge-trap memories, and a procedure for its construction. It utilizes junction-less transistors. No mask may be utilized on a per-memory-layer basis for the monolithic 3D charge-trap memory concept shown in FIG. 4A-G, and all other masks are shared between different layers. The process flow may include several steps as described in the following sequence.

Step (A): Peripheral circuits 402 are first constructed and above this oxide layer 404 may be deposited. FIG. 4A shows a drawing illustration after Step (A).
Step (B): FIG. 4B illustrates the structure after Step (B). A wafer of n+ Silicon 408 has an oxide layer 406 grown or deposited above it. A doped and activated layer may be formed in or on n+ silicon wafer 408 by processes such as, for example, implant and RTA or furnace activation, or epitaxial deposition and activation. Following this, hydrogen may be implanted into the n+ Silicon wafer at a certain depth indicated by 414. Alternatively, some other atomic species such as Helium could be implanted. This hydrogen implanted n+ Silicon wafer 408 forms the top layer 410. The bottom layer 412 may include the peripheral circuits 402 with oxide layer 404. The top layer 410 may be flipped and bonded to the bottom layer 412 using oxide-to-oxide bonding. Alternatively, n+ silicon wafer 408 may be doped differently, such as, for example, with elemental species that form a p+, or p, or n silicon wafer, or substantially absent of semiconductor dopants to form an undoped silicon wafer.
Step (C): FIG. 4C illustrates the structure after Step (C). The stack of top and bottom wafers after Step (B) may be cleaved at the hydrogen plane 414 using either a anneal or a sideways mechanical force or other means. A CMP process may be then conducted. A layer of silicon oxide 418 may be then deposited atop the n+ Silicon layer 416. At the end of this step, a single-crystal n+Si layer 416 exists atop the peripheral circuits, and this has been achieved using layer transfer techniques.
Step (D): FIG. 4D illustrates the structure after Step (D). Using methods similar to Step (B) and (C), multiple n+ silicon layers 420 are formed with silicon oxide layers in between.
Step (E): FIG. 4E illustrates the structure after Step (E). Lithography and etch processes are then utilized to make a structure as shown in the figure.
Step (F): FIG. 4F illustrates the structure after Step (F). Gate dielectric 426 and gate electrode 424 are then deposited following which a CMP may be done to planarize the gate electrode 424 regions. Lithography and etch are utilized to define gate regions. Gates of the NAND string 436 as well gates of select gates of the NAND string 438 are defined.
Step (G): FIG. 4G illustrates the structure after Step (G). A silicon oxide layer 430 may be then deposited and planarized. It is shown transparent in the figure for clarity. Word-lines, bit-lines and source-lines are defined as shown in the figure. Contacts are formed to various regions/wires at the edges of the array as well. SL contacts can be made into stair-like structures using techniques described in Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory, VLSI Technology, 2007 IEEE Symposium on, vol., no., pp. 14-15, 12-14 Jun. 2007 by Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; et al., following which contacts can be constructed to them. Formation of stair-like structures for SLs could be performed in steps prior to Step (G) as well.
A 3D charge-trap memory has thus been constructed, with (1) horizontally-oriented transistorsi.e. current flowing in substantially the horizontal direction in transistor channels, (2) some of the memory cell control linese.g., bit lines BL, constructed of heavily doped silicon and embedded in the memory cell layer, (3) side gates simultaneously deposited over multiple memory layers for transistors, and (4) mono-crystalline (or single-crystal) silicon layers obtained by layer transfer techniques such as ion-cut. This use of single-crystal silicon obtained with ion-cut is a key differentiator from past work on 3D charge-trap memories such as A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device, Symposium on VLSI Technology, 2010 by Hang-Ting Lue, et al. that used polysilicon.

[0055] While FIG. 36A-F and FIG. 37A-G give two examples of how single-crystal silicon layers with ion-cut can be used to produce 3D charge-trap memories, the ion-cut technique for 3D charge-trap memory may be fairly general. It could be utilized to produce any horizontally-oriented 3D mono-crystalline silicon charge-trap memory. FIG. 38A-D further illustrates how general the process can be. One or more doped silicon layers 3802, including oxide layer 3804, can be layer transferred atop any peripheral circuit layer 3806 using procedures shown in FIG. 2. These are indicated in FIG. 38A, FIG. 38B and FIG. 38C. Following this, different procedures can be utilized to form different types of 3D charge-trap memories. For example, procedures shown in A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device, Symposium on VLSI Technology, 2010 by Hang-Ting Lue, et al. and Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage, Symposium on VLSI Technology, 2009 by W. Kim, S. Choi, et al. can be used to produce the two different types of horizontally oriented single crystal silicon 3D charge trap memory shown in FIG. 38D.

[0056] While the 3D DRAM and 3D resistive memory implementations herein have been described with single crystal silicon constructed with ion-cut technology, other options exist. One could construct them with selective epi technology. Procedures for doing these will be clear to those skilled in the art.

[0057] FIG. 5A-B may not be the only option for the architecture, as depicted in, for example, FIG. 1 through FIG. 4. Peripheral transistors within periphery layer 502 may be constructed below the memory layers, for example, memory layer 1 504, memory layer 2 506, and/or memory layer 3 508. Peripheral transistors within periphery layer 510 could also be constructed above the memory layers, for example, memory layer 1 504, memory layer 2 506, and/or memory layer 3 508, which may be atop substrate or memory layer 4 512, as shown in FIG. 5B.

[0058] The double gate devices shown in FIG. 1 through FIG. 4 have both gates connected to each other. Each gate terminal may be controlled independently, which may lead to design advantages for memory chips.

[0059] One of the concerns with using n+ Silicon as a control line for 3D memory arrays may be its high resistance. Using lithography and (single-step or multi-step) ion-implantation, one could dope heavily the n+ silicon control lines while not doping transistor gates, sources and drains in the 3D memory array. This preferential doping may mitigate the concern of high resistance.

[0060] Activating dopants in standard CMOS transistors at less than about 400 C-450 C. may be a serious challenge. Due to this, forming 3D stacked circuits and chips may be challenging, unless techniques to activate dopants of source-drain regions at less than about 400 C-450 C. can be obtained. For some compound semiconductors, dopants can be activated at less than about 400 C. An embodiment of this invention involves using such compound semiconductors, such as antimonides (eg. InGaSb), for constructing 3D integrated circuits and chips.

[0061] The process flow shown in FIG. 6A-F describes an embodiment of this invention, where techniques may be used that may lower activation temperature for dopants in silicon to less than about 450 C., and potentially even lower than about 400 C. The process flow could include the following steps that occur in sequence from Step (A) to Step (F). When the same reference numbers are used in different drawing figures (among FIG. 6A-F), they are used to indicate analogous, similar or identical structures to enhance the understanding of the present invention by clarifying the relationships between the structures and embodiments presented in the various diagramsparticularly in relating analogous, similar or identical functionality to different physical structures.

Step (A) is illustrated using FIG. 6A. A p Silicon wafer 652 with activated dopants may have an oxide layer 608 deposited atop it. Hydrogen could be implanted into the wafer at a certain depth to form hydrogen plane 650 indicated by a dotted line. Alternatively, helium could be used.
Step (B) is illustrated using FIG. 6B. A wafer with transistors and wires may have an oxide layer 602 deposited atop it to form the structure 612. The structure shown in FIG. 6A could be flipped and bonded to the structure 612 using oxide-to-oxide bonding of layers 602 and 608.
Step (C) is illustrated using FIG. 6C. The structure shown in FIG. 6B could be cleaved at its hydrogen plane 650 using a mechanical force, thus forming p layer 610. Alternatively, an anneal could be used. Following this, a CMP could be conducted to planarize the surface.
Step (D) is illustrated using FIG. 6D. Isolation regions (not shown) between transistors can be formed using a shallow trench isolation (STI) process. Following this, a gate dielectric 618 and a gate electrode 616 could be formed using deposition or growth, followed by a patterning and etch.
Step (E) is illustrated using FIG. 6E, and involves forming and activating source-drain regions. One or more of the following processes can be used for this step.
(i) A hydrogen plasma treatment can be conducted, following which dopants for source and drain regions 620 can be implanted. Following the implantation, an activation anneal can be performed using a rapid thermal anneal (RTA). Alternatively, a laser anneal could be used. Alternatively, a spike anneal could be used. Alternatively, a furnace anneal could be used. Hydrogen plasma treatment before source-drain dopant implantation is known to reduce temperatures for source-drain activation to be less than about 450 C. or even less than about 400 C. Further details of this process for forming and activating source-drain regions are described in Mechanism of Dopant Activation Enhancement in Shallow Junctions by Hydrogen, Proceedings of the Materials Research Society, Spring 2005 by A. Vengurlekar, S. Ashok, Christine E. Kalnas, Win Ye. This embodiment of the invention advantageously uses this low-temperature source-drain formation technique and layer transfer techniques and produces 3D integrated circuits and chips.
(ii) Alternatively, another process can be used for forming activated source-drain regions. Dopants for source and drain regions 620 can be implanted, following which a hydrogen implantation can be conducted. Alternatively, some other atomic species can be used. An activation anneal can then be conducted using a RTA. Alternatively, a furnace anneal or spike anneal or laser anneal can be used. Hydrogen implantation is known to reduce temperatures required for the activation anneal. Further details of this process are described in U.S. Pat. No. 4,522,657. This embodiment of the invention advantageously uses this low-temperature source-drain formation technique and layer transfer techniques and produces 3D integrated circuits and chips. While (i) and (ii) described two techniques of using hydrogen to lower anneal temperature requirements, various other methods of incorporating hydrogen to lower anneal temperatures could be used.
(iii) Alternatively, another process can be used for forming activated source-drain regions. The wafer could be heated up when implantation for source and drain regions 620 is carried out. Due to this, the energetic implanted species is subjected to higher temperatures and can be activated at the same time as it is implanted. Further details of this process can be seen in U.S. Pat. No. 6,111,260. This embodiment of the invention advantageously uses this low-temperature source-drain formation technique and layer transfer techniques and produces 3D integrated circuits and chips.
(iv) Alternatively, another process could be used for forming activated source-drain regions. Dopant segregation techniques (DST) may be utilized to efficiently modulate the source and drain Schottky barrier height for both p and n type junctions. These DSTs may utilized form a dopant segregated Schottky (DSS-Schottky) transistor. Metal or metals, such as platinum and nickel, may be deposited, and a silicide, such as Ni.sub.0.9Pt.sub.0.1Si, may formed by thermal treatment or an optical treatment, such as a laser anneal, following which dopants for source and drain regions 620 may be implanted, such as arsenic and boron, and the dopant pile-up is initiated by a low temperature post-silicidation activation step, such as a thermal treatment or an optical treatment, such as a laser anneal. An alternate DST is as follows: Metal or metals, such as platinum and nickel, may be deposited, following which dopants for source and drain regions 620 may be implanted, such as arsenic and boron, followed by dopant segregation induced by the silicidation thermal budget wherein a silicide, such as Ni.sub.0.9Pt.sub.0.1Si, may formed by thermal treatment or an optical treatment, such as a laser anneal. Alternatively, dopants for source and drain regions 620 may be implanted, such as arsenic and boron, following which metal or metals, such as platinum and nickel, may be deposited, and a silicide, such as Ni.sub.0.9Pt.sub.0.1Si, may formed by thermal treatment or an optical treatment, such as a laser anneal. Further details of these processes for forming dopant segregated source-drain regions are described in Low Temperature Implementation of Dopant-Segregated Band-edger Metallic S/D junctions in Thin-Body SOI p-MOSFETs, Proceedings IEDM, 2007, pp. 147-150, by G. Larrieu, et al.; A Comparative Study of Two Different Schemes to Dopant Segregation at NiSi/Si and PtSi/Si Interfaces for Schottky Barrier Height Lowering, IEEE Transactions on Electron Devices, vol. 55, no. 1, Jan. 2008, pp. 396-403, by Z. Qiu, et al.; and High-k/Metal-Gate Fully Depleted SOI CMOS With Single-Silicide Schottky Source/Drain With Sub-30-nm Gate Length, IEEE Electron Device Letters, vol. 31, no. 4, Apr. 2010, pp. 275-277, by M. H. Khater, et al.
This embodiment of the invention advantageously uses this low-temperature source-drain formation technique and layer transfer techniques and produces 3D integrated circuits and chips.

[0062] Step (F) is illustrated using FIG. 6F. An oxide layer 622 may be deposited and polished with CMP. Following this, contacts, multiple levels of metal and other structures can be formed to obtain a 3D integrated circuit or chip. If desired, the original materials for the gate electrode 616 and gate dielectric 618 can be removed and replaced with a deposited gate dielectric and deposited gate electrode using a replacement gate process similar to the one described previously.

[0063] Persons of ordinary skill in the art will appreciate that the low temperature source-drain formation techniques described in FIG. 6, such as dopant segregation and DSS-Schottky transistors, may also be utilized to form other 3D structures in this document and in incorporated reference U.S. Pat. No. 8,642,416, including, but not limited to, floating body DRAM, such as described in FIGS. 29, 30, 31, 71, and junction-less transistors, such as described in FIGS. 5, 6, 7, 8, 9, 60, and RCATs, such as described in FIGS. 10, 12, 13, and CMOS MOSFETS, such as described in FIGS. 25, 47, 49, and resistive memory, such as described in FIGS. 32, 33, 34, 35, and charge trap memory, such as described in FIGS. 36, 37, 38, and floating gate memory, such as described in FIGS. 39, 40, 70, and SRAM, such as described in FIG. 52, and Finfets, such as described in FIG. 61. Thus the invention is to be limited only by the appended claims.

[0064] While concepts in this patent application have been described with respect to 3D-ICs with two stacked device layers, those of ordinary skill in the art will appreciate that it can be valid for 3D-ICs with more than two stacked device layers.

[0065] Some embodiments of the invention may include alternative techniques to build IC (Integrated Circuit) devices including techniques and methods to construct 3D IC systems. Some embodiments of the invention may enable device solutions with far less power consumption than prior art. These device solutions could be very useful for the growing application of mobile electronic devices and mobile systems such as mobile phones, smart phone, cameras and the like. For example, incorporating the 3D IC semiconductor devices according to some embodiments of the invention within these mobile electronic devices and mobile systems could provide superior mobile units that could operate much more efficiently and for a much longer time than with prior art technology. The 3D IC techniques and the methods to build devices according to various embodiments of the invention could empower the mobile smart system to win in the market place, as they provide unique advantages for aspects that are very important for smart mobile devices, such as, low size and volume, low power, versatile technologies and feature integration, low cost, self-repair, high memory density, high performance. These advantages would not be achieved without the use of some embodiment of the invention.

[0066] 3D ICs according to some embodiments of the invention could also enable electronic and semiconductor devices with much a higher performance due to the shorter interconnect as well as semiconductor devices with far more complexity via multiple levels of logic and providing the ability to repair or use redundancy. The achievable complexity of the semiconductor devices according to some embodiments of the invention could far exceed what was practical with the prior art technology. These advantages could lead to more powerful computer systems and improved systems that have embedded computers.

[0067] Some embodiments of the invention may also enable the design of state of the art electronic systems at a greatly reduced non-recurring engineering (NRE) cost by the use of high density 3D FPGAs or various forms of 3D array base ICs with reduced custom masks as been described previously.

[0068] These systems could be deployed in many products and in many market segments. Reduction of the NRE may enable new product family or application development and deployment early in the product lifecycle by lowering the risk of upfront investment prior to a market being developed. The above advantages may also be provided by various mixes such as reduced NRE using generic masks for layers of logic and other generic mask for layers of memories and building a very complex system using the repair technology to overcome the inherent yield limitation. Another form of mix could be building a 3D FPGA and add on it 3D layers of customizable logic and memory so the end system could have field programmable logic on top of the factory customized logic. In fact there are many ways to mix the many innovative elements to form 3D IC to support the need of an end system, including using multiple devices wherein more than one device incorporates elements of the invention. An end system could benefits from memory device utilizing the invention 3D memory together with high performance 3D FPGA together with high density 3D logic and so forth. Using devices that use one or multiple elements of the invention would allow for better performance and or lower power and other advantages resulting from the inventions to provide the end system with a competitive edge. Such end system could be electronic based products or other type of systems that include some level of embedded electronics, such as, for example, cars, remote controlled vehicles, etc.

[0069] It will also be appreciated by persons of ordinary skill in the art that the invention is not limited to what has been particularly shown and described hereinabove. Rather, the scope of the invention includes both combinations and sub-combinations of the various features described hereinabove as well as modifications and variations which would occur to such skilled persons upon reading the foregoing description. Thus the invention is to be limited only by the appended claims.